DM9161 datasheet(8/50 Pages) DAVICOM

8 / 50 page

DM9161

10/100 Mbps Fast Ethernet Physical Layer TX/FX Single Chip Transceiver

Final

Version: DM9161-DS-F05

September 10, 2008

5.2 Media Interface, 5 pins

Pin No.

Pin Name

I/O

Description

3,4

RX+/FXRD+

RX-/FXRD-

Differential receive pair.

Differential data is received from the media.

Differential Pseudo ECL signal is received from the media in fiber mode.

7,8

TX+/FXTD+

TX-/FXTD-

O Differential transmit pair.

Differential data is transmitted to the media in TP mode.

Differential Pseudo ECL signal transmits to the media in fiber mode.

Fiber-optic signal detect

PECL signal which indicates whether or not the fiber-optic receive pair is

receiving valid signal levels.

5.3 LED Interface, 3 pins

Pin No.

Pin Name

I/O

Description

FDX

/COL LED#

/OP0

(U)

Full/Half Duplex LED

Active states indicate the full-duplex mode. Active states see LED

configuration

Full-Duplex/Collision LED: when bit 5 of register 16 is set high

Active states indicate the full-duplex mode or activity Collision LED when

in the half-duplex mode. Active states see LED configuration

OP0: (power up reset latch input)

This pin is used to control the forced or advertised operating mode of the

DM9161 according to the Table A. The value is latched into the DM9161

registers at power-up/reset

SPEED LED#

/OP1

(U)

Speed LED

Active states indicate the 100Mbps mode. Active states see LED

configuration

When bit 6 of Register 16 is set high, it controls the SPEED LED as

100Base-TX SD signal output. For debug only

OP1: (power up reset latch input)

This pin is used to control the forced or advertised operating mode of the

DM9161 according to the Table A. The value is latched into the DM9161

registers at power-up/reset

LINK

/ACT LED#

/OP2

(U)

Link LED & Activity LED:

Active states indicate the good link for 10Mbps and 100Mbps operations.

It is also an active LED function when transmitting or receiving data.

Active states see LED configuration

OP2: (power up reset latch input)

This pin is used to control the forced or advertised operating mode of the

DM9161 according to the Table A. The value is latched into the DM9161

registers at power-up/reset

DM9161 Datasheet(PDF) 8 Page - Davicom Semiconductor, Inc.

DM9161 Datasheet(HTML) 8 Page - Davicom Semiconductor, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL