Electronic Components Datasheet Search
  English  ▼

X  

SE97BTP Datasheet(PDF) 20 Page - NXP Semiconductors

Part # SE97BTP
Description  DDR memory module temp sensor with integrated SPD
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

SE97BTP Datasheet(HTML) 20 Page - NXP Semiconductors

Back Button SE97BTP Datasheet HTML 16Page - NXP Semiconductors SE97BTP Datasheet HTML 17Page - NXP Semiconductors SE97BTP Datasheet HTML 18Page - NXP Semiconductors SE97BTP Datasheet HTML 19Page - NXP Semiconductors SE97BTP Datasheet HTML 20Page - NXP Semiconductors SE97BTP Datasheet HTML 21Page - NXP Semiconductors SE97BTP Datasheet HTML 22Page - NXP Semiconductors SE97BTP Datasheet HTML 23Page - NXP Semiconductors SE97BTP Datasheet HTML 24Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 53 page
background image
SE97B_1
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 01 — 27 January 2010
20 of 53
NXP Semiconductors
SE97B
DDR memory module temp sensor with integrated SPD
7.10.3 Read operations
7.10.3.1
Current address read
In Standby mode, the SE97B internal address counter points to the data byte immediately
following the last byte accessed by a previous operation. If the ‘previous’ byte was the last
byte in memory, then the address counter will point to the first memory byte, and so on. If
the SE97B decodes a slave address with a ‘1’ in the R/W bit position (Figure 15), it will
issue an Acknowledge in the ninth clock cycle and will then transmit the data byte being
pointed at by the address counter. The master can then stop further transmission by
issuing a No Acknowledge on the ninth bit then followed by a STOP condition.
7.10.3.2
Selective read
The read operation can also be started at an address different from the one stored in the
address counter. The address counter can be ‘initialized’ by performing a ‘dummy’ write
operation (Figure 16). The START condition is followed by the slave address (with the
R/W bit set to ‘0’) and the desired byte address. Instead of following-up with data, the
master then issues a second START, followed by the ‘Current Address Read’ sequence,
as described in Section 7.10.3.1.
Fig 15. Current address read timing
0
1
0
A2 A1 A0
1
A
S
1
slave address (memory)
START condition
R/W acknowledge
from slave
data from memory
SDA
002aab251
P
STOP condition
no acknowledge
from master
A
Fig 16. Selective read timing
0
1
0
A2 A1 A0
0
A
S
1
A
slave address (memory)
START condition
R/W acknowledge
from slave
acknowledge
from slave
word address
SDA
002aac901
P
STOP condition
data from memory
A
no acknowledge
from master
0
1
0
A2 A1 A0
S
1
slave address (memory)
START condition
1
A
R/W acknowledge
from slave



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com