| Electronic Components Datasheet Search |
|
SE97BTP Datasheet(PDF) 34 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
SE97BTP Datasheet(HTML) 34 Page - NXP Semiconductors |
|
34 / 53 page ![]() SE97B_1 © NXP B.V. 2010. All rights reserved. Product data sheet Rev. 01 — 27 January 2010 34 of 53 NXP Semiconductors SE97B DDR memory module temp sensor with integrated SPD [1] When the part comes out of shutdown, the state of the EVENT pin will not change until after the first temperature conversion. When the part enters shutdown, the ACT (TEMP[15]), AAW (TEMP[14]) and BAW (TEMP[13]) bits (flip-flops) will be cleared. [2] The STTS424E02 allows clearing the interrupt when in comparator mode, but the other competitors do not. [1] SMBus Time-out. 0 — enabled (default) 1 — disabled [2] Shutdown time-out. 0 — SMBus Time-out disabled when SHMD = 1 1 — SMBus Time-out enabled when SHMD = 1 (default) [3] Thermal Sensor Shutdown mode. 0 — active (default) 1 — shutdown 1 RFU reserved; always ‘0’ 0 DisableARA Disable SMBus Alert Response Address (ARA). 0 — SMBus ARA is enabled 1 — disable SMBus ARA (default) When either of the Critical Trip or Alarm Window lock bits is set, this bit cannot be altered until unlocked. Table 27. SMBus Time-out register bit description …continued Bit Symbol Description Table 28. SMBus register setting guide Disable Timeout[1] Enable SDTO[2] SHMD [3] Thermal sensor behavior SPD behavior Power mode Use 0 X 0 TS is active and SMBus TO is on SPD read/write and SMBus TO is on Full power, oscillator is running JEDEC - SMBus for TS and SPD (like SE97 if TS is on) 1 X 0 TS is active and SMBus TO is off SPD read/write and SMBus TO is off Full power, oscillator is running I2C-bus - no SMBus TO 0 1 1 TS is disabled and SMBus TO is on SPD read/write and SMBus TO is on Lower power, oscillator is off unless bus active or write to SPD JEDEC - SMBus for TS and SPD 1 1 1 TS is disabled and SMBus TO is off SPD low power read/write and SMBus TO is off Lower power, oscillator is off unless write to the SPD I2C-bus - no SMBus TO X 0 1 TS is disabled and SMBus TO is off SPD low power read-only and SMBus TO is off Lowest power, oscillator is off all the time I2C-bus - no SMBus TO (like SE97 if TS is off) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |