SE97BTP datasheet(15/53 Pages) NXP

15 / 53 page

SE97B_1

Product data sheet

Rev. 01 — 27 January 2010

15 of 53

NXP Semiconductors

SE97B

DDR memory module temp sensor with integrated SPD

7.10 EEPROM operation

The 2-kbit EEPROM is organized as either 256 bytes of 8 bits each (byte mode), or

16 pages of 16 bytes each (page mode). Accessing the EEPROM in byte mode or page

mode is automatic; partial page write of 2 bytes, 4 bytes, or 8 bytes is also supported.

Communication with the EEPROM is via the 2-wire serial I2C-bus or SMBus. Figure 10

provides an overview of the EEPROM partitioning.

A = ACK = Acknowledge bit. A = NACK = No Acknowledge bit. W = Write bit = 0. R = Read bit = 1.

Fig 9.

SMBus/I2C-bus word read from register with a pre-set pointer

123456789

D15

D14

D13

D12

D11

D10

returned most significant byte data

ACK

by host

SCL

SDA

123456789

SCL

SDA

device address and read

ACK

by device

(cont.)

002aac687

123456789

returned least significant byte data

STOP

NACK

by host

START

by host

Fig 10. EEPROM partitioning

FFh

80h

7Fh

0Fh

00h

00h 01h

07h

…

1 page

or 16 bytes

8 pages or

128 bytes

16 pages or

256 bytes

no write protect

write protect

by software

002aac812

SE97BTP Datasheet(PDF) 15 Page - NXP Semiconductors

SE97BTP Datasheet(HTML) 15 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

Datasheet Download

Link URL