AMPL138ZCE3 datasheet(124/268 Pages) TI

124 / 268 page

OMAP-L138 Low-Power Applications Processor

SPRS586A – JUNE 2009 – REVISED AUGUST 2009

www.ti.com

Figure 6-24 shows the topology and routing for the DQS and DQ net class; the routes are point to point.

Skew matching across bytes is not needed nor recommended.

Figure 6-24. DQS and DQ Routing and Topology

Table 6-36. DQS and DQ Routing Specification

No.

Parameter

Min

Typ

Max

Unit

Notes

DQS E Skew Length Mismatch

Mils

Center to center DQS to other DDR2/mDDR trace

See Note (1)

spacing

DQS/D nominal trace length

DQLM-50

DQLM

DQLM+50

Mils

See Notes (2), (3)

D to DQS Skew Length Mismatch

100

Mils

See Note (3)

D to D Skew Length Mismatch

100

Mils

See Note (3)

Center to center D to other DDR2/mDDR trace

See Notes (1), (4)

spacing

Center to Center D to other D trace spacing

See Notes (5), (1)

DQ/DQS E Skew Length Mismatch

100

Mils

See Note (3)

(1)

Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing

congestion.

(2)

Series terminator, if used, should be located closest to DDR.

(3)

There is no need and it is not recommended to skew match across data bytes, i.e., from DQS0 and data byte 0 to DQS1 and data byte

(4)

D's from other DQS domains are considered other DDR2/mDDR trace.

(5)

DQLM is the longest Manhattan distance of each of the DQS and D net class.

Peripheral Information and Electrical Specifications

124

Submit Documentation Feedback

AMPL138ZCE3 Datasheet(PDF) 124 Page - Texas Instruments

AMPL138ZCE3 Datasheet(HTML) 124 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL