| Electronic Components Datasheet Search |
|
HCS12 Datasheet(PDF) 170 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
HCS12 Datasheet(HTML) 170 Page - Freescale Semiconductor, Inc |
|
170 / 452 page ![]() Instruction Glossary S12CPUV2 Reference Manual, Rev. 4.0 170 Freescale Semiconductor Operation: (Y : D) ÷ (X) ⇒ Y; Remainder ⇒ D Description: Divides a 32-bit unsigned dividend by a 16-bit divisor, producing a 16-bit unsigned quotient and an unsigned 16-bit remainder. All operands and results are located in CPU registers. If an attempt to divide by zero is made, C is set and the states of the N, Z, and V bits in the CCR are undefined. In case of an overflow or a divide by zero, the contents of the registers D and Y do not change. EDIV Extended Divide 32-Bit by 16-Bit (Unsigned) EDIV CCR Details: S X HIN Z V C –––– ∆∆∆∆ N: Set if MSB of result is set; cleared otherwise Undefined after overflow or division by zero Z: Set if result is $0000; cleared otherwise Undefined after overflow or division by zero V: Set if the result was > $FFFF; cleared otherwise Undefined after division by zero C: Set if divisor was $0000; cleared otherwise Source Form Address Mode Object Code Access Detail HCS12 M68HC12 EDIV INH 11 ffffffffffO ffffffffffO |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |