Electronic Components Datasheet Search
  English  ▼

X  

TLK6002 Datasheet(PDF) 88 Page - Texas Instruments

Click here to check the latest version.
Part # TLK6002
Description  Dual Channel 0.47Gbps to 6.25Gbps Multi-Rate Transceiver
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TLK6002 Datasheet(HTML) 88 Page - Texas Instruments

Back Button TLK6002 Datasheet HTML 84Page - Texas Instruments TLK6002 Datasheet HTML 85Page - Texas Instruments TLK6002 Datasheet HTML 86Page - Texas Instruments TLK6002 Datasheet HTML 87Page - Texas Instruments TLK6002 Datasheet HTML 88Page - Texas Instruments TLK6002 Datasheet HTML 89Page - Texas Instruments TLK6002 Datasheet HTML 90Page - Texas Instruments TLK6002 Datasheet HTML 91Page - Texas Instruments TLK6002 Datasheet HTML 92Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 96 page
background image
TLK6002
SLLSE34 – MAY 2010
www.ti.com
6
Appendix B – Continuous Rate Device Configuration
The REFCLK needed based on a particular SERDES configuration is as follows:
SERDES Reference Clock = (Rate Scale) × (Serial Bit Rate) / (Serdes Multiplier)
Note that Table 6-1 indicates legal ranges for each setting.
Table 6-1. Continuous Rate SERDES Configuration Settings
SERDES Serial Rate Configuration
SERDES Reference Clock
Serial Rate (Gbps)
Frequency
Period (ns)
Full
Half
Quarter
Eighth
SERDES
(MHz)
Multiplier
Min
Max
Max
Min
Max
Max
Min
Max
Max
Min
Max
Max
4
1.25
2.14
800
467
3.74
6.25
1.87
3.20
0.93
1.60
0.47
0.80
5
1.33
2.67
752
375
3.75
6.25
1.87
3.76
0.94
1.88
0.47
0.94
6
1.6
3.2
625
313
3.75
6.25
1.88
3.75
0.94
1.88
0.47
0.94
8
2.13
4.26
469
235
3.76
6.25
1.88
3.76
0.94
1.88
0.47
0.94
8.25
2.19
4.4
457
227
3.75
6.25
1.88
3.77
0.94
1.88
0.47
0.94
10
2.67
5.33
375
188
3.75
6.25
1.88
3.75
0.94
1.87
0.47
0.94
12
3.2
6.4
313
156
3.75
6.25
1.88
3.75
0.94
1.88
0.47
0.94
15
4
8.14
250
122.88
3.69
6.25
1.84
3.75
0.92
1.88
0.46
0.94
16
4.25
8.14
235
122.88
3.93
6.25
1.97
3.76
0.98
1.88
0.49
0.94
16.5
4.39
8.14
228
122.88
4.06
6.25
2.03
3.76
1.01
1.88
0.51
0.94
20
5.33
8.14
188
122.88
4.92
6.25
2.46
3.75
1.23
1.88
0.61
0.94
25
6.67
8.14
150
122.88
6.14
6.25
3.07
3.75
1.54
1.87
0.77
0.94
Note: In Full Rate Mode, the SERDES Reference Clock range shown above must be limited such that serial side operation does not exceed
6.25 Gbps.
Full
Half
Quarter
Eighth
Rate Scale
0.5
1
2
4
Serial performance is optimal when the highest reference clock and lowest SERDES multiplier is chosen
for a given application rate.
88
Appendix B – Continuous Rate Device Configuration
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TLK6002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com