6402 datasheet(79/250 Pages) INTEL

79 / 250 page

Intel® 6400/6402 Advanced Memory Buffer Datasheet

SMBus Interface

7.1.3.1

Configuration Register Read Protocol

Configuration reads are accomplished through an SMBus write(s) and later followed by

an SMBus read. The write sequence is used to initialize the Bus Number, Device,

Function, and Register Number for the configuration access. The writing of this

information can be accomplished through any combination of the supported SMBus

write commands (Block, Word, or Byte). The Internal Command field for each write

should specify Read DWord.

After all the information is set up, the last write (End bit is set) initiates an internal

configuration read. If an error occurs during the internal access, the last write

command will receive a NACK. A status field indicates abnormal termination and

contains status information such as target abort, master abort, and time-outs. The

status field encoding is defined in the following table.

Examples of configuration reads are illustrated below. All of these examples have PEC

(Packet Error Code) enabled. If the master does not support PEC, then bit 4 of the

command would be cleared and there would not be a PEC phase. For the definition of

the diagram conventions below, refer to the SMBus Specification, Rev. 2.0. For SMBus

read transactions, the last byte of data (or the PEC byte if enabled) is NACKed by the

master to indicate the end of the transaction. For diagram compactness, “Register

Number[]” is also sometimes referred to as “Reg Number” or “Reg Num”.

The following example uses byte reads.

Table 7-3.

Status Field Encoding for SMBus Reads

Bit

Description

Reserved

Internal Target Abort

3:1

Reserved

Successful

Figure 7-1. SMBus Configuration Read (Block Write / Block Read, PEC Enabled)

X011_XXX

W A

Cmd = 11010010

X011_XXX

R A

Byte Count = 5

Status

Data[31:24]

Data[23:16]

Data[15:8]

Data[7:0]

X011_XXX

W A

Cmd = 11010010

Byte Count = 4

Reserved

Device/Function

Reg Number[15:8]

Reg Number [7:0]

PEC

A P

PEC

N P

6402 Datasheet(PDF) 79 Page - Intel Corporation

6402 Datasheet(HTML) 79 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL