Electronic Components Datasheet Search
  English  ▼

X  

6402 Datasheet(PDF) 58 Page - Intel Corporation

Part # 6402
Description  Advanced Memory Buffer
PDF  250 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

6402 Datasheet(HTML) 58 Page - Intel Corporation

Back Button 6402 Datasheet HTML 54Page - Intel Corporation 6402 Datasheet HTML 55Page - Intel Corporation 6402 Datasheet HTML 56Page - Intel Corporation 6402 Datasheet HTML 57Page - Intel Corporation 6402 Datasheet HTML 58Page - Intel Corporation 6402 Datasheet HTML 59Page - Intel Corporation 6402 Datasheet HTML 60Page - Intel Corporation 6402 Datasheet HTML 61Page - Intel Corporation 6402 Datasheet HTML 62Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 250 page
background image
Debug and Logic Analyzer Mode
58
Intel® 6400/6402 Advanced Memory Buffer Datasheet
5.1.6
FBD to LAI Signal Mapping
The following example show how an FBD Southbound Command Frame is transferred
from FBD frame format to LA Interface early/late data.
The LAI interface delays the SB “A slot” by one clock to capture the FBD frame in the
same “ABC” slot format that is sent from the host - rather than the “BCA” (B and C slots
from host frame N-1 plus A slot from host frame N) used by the normal mode AMBs to
minimize latency on the decode of slot A commands.
A[5:0]A
6
533/667
nbframe_data0[5:0],
[11:6]
5:0 captured on rising
edge of CLK,
11:6 captured on falling
edge of CLK
A[11:6]A
6
533/667
nbframe_data1[5:0],
[11:6]
BA[1:0]A,
A[15:12]A
6
533/667
nbframe_data2[5:0],
[11:6]
DQ[23:20], DQS[11],
DQS[11]
6
533/667
nbframe_data3[5:0],
[11:6]
DQ[31:28], DQS[12],
DQS[12]
6
533/667
nbframe_data4[5:0],
[11:6]
DQ[19:16], DQS[2],
DQS[2]]
6
533/667
nbframe_data5[5:0],
[11:6]
DQ[27:24], DQS[3],
DQS[3]
6
533/667
nbframe_data6[5:0],
[11:6]
DQ[15:12], DQS[10],
DQS[10]
6
533/667
nbframe_data7[5:0],
[11:6]
DQ[7:4], DQS[9],
DQS[9]
6
533/667
nbframe_data8[5:0],
[11:6]
DQ[11:8], DQS[1],
DQS[1]
6
533/667
nbframe_data9[5:0],
[11:6]
DQ[3:0], DQS[0],
DQS[0]
6
533/667
nbframe_data10[5:0],
[11:6]
CB[3:0], DQS[8],
DQS[8]
6
533/667
nbframe_data11[5:0],
[11:6]
CB[7:4], DQS[17],
DQS[17]
6
533/667
nbframe_data12[5:0],
[11:6]
DQ[63:60], DQS[16],
DQS[16]
6
533/667
nbframe_data13[5:0],
[11:6]
CLK[3:2]
2
267/333 MHz
nc
Not supported in LAI
Mode
CLK[3:2]
2
267/333 MHz
nc
Not supported in LAI
Mode
CLK[1:0]
2
267/333 MHz
LAI clock p [1:0]
CLK[1:0]#
2
267/333 MHz
LAI clock n [1:0]
Total DDR Pins
162
No spare pins
Table 5-4.
List of Shared DDR/LAI Pins (Sheet 2 of 2)
DDR Pin
Count
Speed Mbit/sec
LAI Mode
Comment



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com