Electronic Components Datasheet Search
  English  ▼

X  

6402 Datasheet(PDF) 24 Page - Intel Corporation

Part # 6402
Description  Advanced Memory Buffer
PDF  250 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

6402 Datasheet(HTML) 24 Page - Intel Corporation

Back Button 6402 Datasheet HTML 20Page - Intel Corporation 6402 Datasheet HTML 21Page - Intel Corporation 6402 Datasheet HTML 22Page - Intel Corporation 6402 Datasheet HTML 23Page - Intel Corporation 6402 Datasheet HTML 24Page - Intel Corporation 6402 Datasheet HTML 25Page - Intel Corporation 6402 Datasheet HTML 26Page - Intel Corporation 6402 Datasheet HTML 27Page - Intel Corporation 6402 Datasheet HTML 28Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 250 page
background image
FBD Channel Interface
24
Intel® 6400/6402 Advanced Memory Buffer Datasheet
DRAM SCLK is placed at the center of the command window which adds an additional
6UI of delay. The DRAMs are programmed with a TRead_Latency of 4. The DQS strobes
are centered when they get to the AMB (3UI delay) and the data takes an additional 10
UI to propagate from the DDR I/O to the NB FBD I/O (including setup time at NB FBD
and CRC generation) before it can be clocked into the NB FBD for transmission. The
total delay without including the DRAM access time in this case is (10 + 6 + 3 + 10UI)
29UI. The CMD2DATANXT.DLYFRMS will be programmed with a value 2 and the
CMD2DATANXT.DLYFRAC with 5UI. If the AMB supports only a 2UI granularity, then the
values should be 2 frames and 6UI respectively. If an AMB does not support sub-frame
delays, it is expected that the value in SPD will be round up the to the nearest frame.
Any additional delays caused by rounding up should be supported by additional
buffering in the DDR I/O.
The above figure shows the last arriving data from the DDR. It is expected that any
data arriving earlier than this, due to differences in routing, and so forth, is buffered up
in some way inside the DDR I/O. The expectation is that all AMBs (last and
intermediate) unload the data from the DDR I/O with the timing specified by the
TCMD_To_DATA. The Last AMB is expected to be able send data on the NB links with no
additional delay added, if C2DINCRCUR.INCRDLY is 0. Any additional delay needed due
to the value programmed in C2DINCRCUR.INCRDLY register in the last AMB or to delay
the data in intermediate AMB before the merge, is handled by FIFOs in the AMB core.
In the above figure, it is assumed that the AMB can place the clocks in position shown
above. If this is not the case, then additional delays due to non-optimal placement of
the clocks should be taken into account to calculate the total delay to be programmed
into the SPD.
§



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com