| Electronic Components Datasheet Search |
|
6402 Datasheet(PDF) 99 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
6402 Datasheet(HTML) 99 Page - Intel Corporation |
|
99 / 250 page ![]() Intel® 6400/6402 Advanced Memory Buffer Datasheet 99 Transparent Mode 10 Transparent Mode Figure 10-1 shows the typical architecture of a DRAM with a 4 bit wide data path. The memory array operates at 100 to 200 MHz. With a pre-fetch of 4, there are 4 bits of data on each array access, allowing us to clock data in or out at 400 MHz. This 4 to 1 multiplexing and de-multiplexing is performed in the input register or output multiplexer. 10.1 Transparent Mode Refer to the JEDEC publication: FB-DIMM Draft Specification: Design for Test, Design for Validation (DFx) Specification for information regarding transparent mode. Transparent mode is designed to allow access to the DRAM behind the AMB. In this mode high speed pins are converted into low speed pins and mapped to DRAM pins. The objective is to allow the use of existing test equipment and manufacturing processes. The tester must be capable of operation at 200 MHz. Transparent mode offers potential improvements in test capacity over traditional DIMMs. In this mode, FBD requires only 60 active pins to test the DIMM. Figure 10-1. DRAM Architecture |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |