Electronic Components Datasheet Search
  English  ▼

X  

GC5337 Datasheet(PDF) 39 Page - Texas Instruments

Part # GC5337
Description  Wideband Transmit-Receive Digital Signal Processors
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

GC5337 Datasheet(HTML) 39 Page - Texas Instruments

Back Button GC5337 Datasheet HTML 35Page - Texas Instruments GC5337 Datasheet HTML 36Page - Texas Instruments GC5337 Datasheet HTML 37Page - Texas Instruments GC5337 Datasheet HTML 38Page - Texas Instruments GC5337 Datasheet HTML 39Page - Texas Instruments GC5337 Datasheet HTML 40Page - Texas Instruments GC5337 Datasheet HTML 41Page - Texas Instruments GC5337 Datasheet HTML 42Page - Texas Instruments GC5337 Datasheet HTML 43Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 49 page
background image
ADC Data
ADC Frame Clock
ADC Clock
t
su
t
su
t
h
t
h
T0513-01
GC5330
GC5337
www.ti.com
SLWS226 B
– DECEMBER 2010 – REVISED JANUARY 2011
Figure 21. RX ADC LVDS Timing Specifications (RXA and RXB)
Table 21. RXA-BB Switching Characteristics
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX
UNIT
fCLK(BB-A)
RX input clock frequency
See (1)
250
MHz
Input data setup time on port A before
tsu(BB-A)
See (1)(2)
160
ps
ADCA Clk transition
Input data hold time on port A after
th(BB-A)
See (1)(2)
200
ps
ADCA Clk transition
(1)
Chip specifications are production tested at 90
°C case temperature for the given specification. Early production lots are sample tested
at
–40°C.
(2)
Setup and hold times apply to data and appropriate ADC Clk, respectively. Timing is measured from ADC Clk threshold crossing.
Table 22. DPD Clock and Sync A,B Switching Characteristics(1)
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX
UNIT
fCLK(DPD)
310
MHz
DPD input clock frequency
See (2)
{370}
250
fCLK(BB)
BB internal clock frequency
See (1)
MHz
{290}
tDUTY-CYCLE
DPD input clock duty cycle
See (3)
40%
60%
fCLK (JITTERRMS-DPD) DPD clock input jitter
See (3)
2.5%
tsu(SYNCA)
Input data setup time before fCLK↑
See (2)
0.25
ns
th(SYNCA)
Input data hold time after fCLK↑
See (2)
0.1
ns
tsu(SYNCB)
Input data setup time before fCLK↑
See (2)
0.35
ns
th(SYNCB)
Input data hold time after fCLK↑
See (2)
0.05
ns
(1)
The PLL output ranges are 400
–1000 MHz. These are configuration dependent but related to the DPDCLK frequency. The cmd5330
software automatically checks these limits when compiling a configuration.
(2)
Chip specifications are production tested at 90
°C case temperature for the given specification. Early production lots are sample tested
at
–40°C.
(3)
Specification is from the PLL specification and is not production tested.
© 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
39
Product Folder Link(s): GC5330 GC5337



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com