Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

GC5337 Datasheet(PDF) 12 Page - Texas Instruments

Part # GC5337
Description  Wideband Transmit-Receive Digital Signal Processors
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

GC5337 Datasheet(HTML) 12 Page - Texas Instruments

Back Button GC5337 Datasheet HTML 8Page - Texas Instruments GC5337 Datasheet HTML 9Page - Texas Instruments GC5337 Datasheet HTML 10Page - Texas Instruments GC5337 Datasheet HTML 11Page - Texas Instruments GC5337 Datasheet HTML 12Page - Texas Instruments GC5337 Datasheet HTML 13Page - Texas Instruments GC5337 Datasheet HTML 14Page - Texas Instruments GC5337 Datasheet HTML 15Page - Texas Instruments GC5337 Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 49 page
background image
1.8V
GND
R=0
R=0
50
50
C=0.01 F
C=0.1 F
VDDA1orVDDA2
VSSA1orVSSA2
FerriteBead
FerriteBead
S0510-01
GC5330
GC5337
SLWS226 B
– DECEMBER 2010 – REVISED JANUARY 2011
www.ti.com
Pin Functions (continued)
NAME
NUMBER
TYPE
DESCRIPTION
DVGA INTERFACE
DVGA[15:0]
AB11, AA10, Y10, AB12, AA11, Y11, AB13, AA12, Y12,
O
W12, AB14, AA13, Y13, AB15, AA14, Y14
MPU INTERFACE
UPD[15:0]
A11, C12, B12, A12, D13, C13, B13, A13, C14, B14, A14,
I/O
D15, C15, B15, A15, B16
UPA[7:0]
C9, B9, A9, C10, B10, A10, D11, C11
I
WEB
B11
I
Write enable, active-low
EMIFENA
C8
I
EMIFENA switches between address/data
µP
access and SPI access. Its value may be changed
at any time, but both address/data access and SPI
access must be idle during the change. Logic 1 =
EMIF, logic 0 = SPI pin has internal pullup.
OEB
D9
I
Read and output enable, active-low
CEB
A8
I
Chip enable, active-low
JTAG INTERFACE
TRSTB
AA15
I
JTAG reset (active-low); pull down if JTAG is not
used.
TMS
W15
I
JTAG mode select
TDO
W14
O
JTAG data out
TDI
Y15
I
JTAG data in
TCK
AB16
I
JTAG clock
SPI INTERFACE
SPIDENB
A6
I
Serial interface enable
SPICLK
A7
I
Serial interface clock
SPIDIO
B7
I/O
Serial interface data
SPIDO(SPARE)
AA9
O
Serial interface data out in four-wire SPI mode
MISCELLANEOUS
TESTMOD
AB10
I
Test mode for GC533x, typically grounded
RESETB
Y9
I
Chip reset
– required – active-low
INTERRPT
B8
O
Output interrupt
DPDCLKP
C17
I
DPD CLK input
– LVDS positive
DPDCLKN
D17
I
DPD CLK input
– LVDS negative
SYNCOUTP
A19
O
Sync output
– LVDS positive
SYNCOUTN
A18
O
Sync output
– LVDS negative
SYNCAP
C16
I
Sync input A
– LVDS positive
SYNCAN
D16
I
Sync input A
– LVDS negative
SYNCBP
B18
I
Sync input B
– LVDS positive
SYNCBN
A17
I
Sync input B
– LVDS negative
NOTE: 0-
Ω R0603 resistor is used to accommodate series resistor if needed.
Figure 8. GC533x PLL Filtering
12
Submit Documentation Feedback
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): GC5330 GC5337



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com