 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
GC5337 Datasheet(PDF) 33 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
GC5337 Datasheet(HTML) 33 Page - Texas Instruments |
|
|
33 / 49 page  GC5330 GC5337 www.ti.com SLWS226 B – DECEMBER 2010 – REVISED JANUARY 2011 Table 13. General Switching Characteristics, RX BB LVDS Output – DDR0 PARAMETER TEST CONDITIONS MIN NOM MAX UNIT BASEBAND INTERFACE DDR LVDS fCLK(Byte) Baseband output clock frequency See(1) 384 MHz fCLK(Nibble0) 384 MHz fCLK(Nibble1) 500 MHz fCLK(Serial) 384 MHz tskmax(BB)Serial0 BBOUT3 Clk, BBOUT1:0 Data, BBOUT2 See(2)(3) –60 ps Sync tskmin(BB)Serial0 BBOUT3 Clk, BBOUT1:0 Data, BBOUT2 See(2)(3)(4) 400 ps Sync tskmax(BB)Serial1 BBOUT3 Ck, BBOUT1:0 Data, BBOUT2 See(2)(3) –130 ps Sync tskmin(BB)Serial1 BBOUT3 Clk, BBOUT1:0 Data, BBOUT2 See(2)(3)(4) 500 ps Sync tskmax(BB)Serial2 BBOUT7 Clk, BBOUT5:4 Data, BBOUT6 See(5)(6) –45 ps Sync tskmin(BB)Serial2 BBOUT7 Clk, BBOUT5:4 Data, BBOUT6 See(5)(6)(7) 425 ps Sync tskmax(BB)Nibble0 BBOUT3 Clk, BBOUT5,4,1,0 Data, BBOUT2 See(5)(6) 0 ps Sync tskmin(BB)Nibble0 BBOUT3 Clk, BBOUT5,4,1,0 Data, BBOUT2 See(5)(6)(7) 400 ps Sync tskmax(BB)Nibble1 BBOUT7 Clk, BBOUT11:8 Data, BBOUT6 See(5)(6) 10 ps Sync tskmin(BB)Nibble1 BBOUT7 Clk, BBOUT11:8 Data, BBOUT6 See(5)(6)(7) 460 ps Sync tskmax(BB)Byte BBOUT7 Clk, BBOUT11:8,5:4,2:0 Data, See(5)(6) 0 ps BBOUT6 Sync tskmin(BB)Byte BBOUT7 Clk, BBOUT11:8,5:4,2:0 Data, See(5)(6)(7) 480 ps BBOUT6 Sync (1) Chip specifications are production tested at 90 °C case temperature for the given specification. Early production lots are sample tested at –40°C. (2) Skew measured for RX BBOUT data and frame signals, relative to the BBclk signal at zero crossing. BBclk is measured at threshold crossing. Lab measurement +signal → 50 Ω → Vcommon → 50 Ω → –signal. Vcommon has a 0.01-µF filter capacitor to GND. Differential probe used for measurement. (3) The customer interface design modifies the trace lengths based on the desired receiver timing and clock delays. (4) tsu = –tskmax; thold = 1/4 BBclk period – tskmin. (5) Skew measured for RX BBOUT data and frame signals, relative to the BBclk signal at zero crossing. BBclk is measured at threshold crossing. Lab measurement +signal → 50 Ω → Vcommon → 50 Ω → –signal. Vcommon has a 0.01-µF filter capacitor to GND. Differential probe used for measurement. (6) The customer interface design modifies the trace lengths based on the desired receiver timing and clock delays. (7) tsu = –tskmax; thold = 1/4 BBclk period – tskmin. © 2010–2011, Texas Instruments Incorporated Submit Documentation Feedback 33 Product Folder Link(s): GC5330 GC5337 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
