| Electronic Components Datasheet Search |
|
71M6543F Datasheet(PDF) 29 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
71M6543F Datasheet(HTML) 29 Page - Maxim Integrated Products |
|
29 / 157 page ![]() 71M6543F/H and 71M6543G/GH Data Sheet v1.2 © 2008–2011 Teridian Semiconductor Corporation 29 Figure 10: Samples from Multiplexer Cycle (Frame) The end of each multiplexer cycle is signaled to the MPU by the CE_BUSY interrupt. At the end of each multiplexer cycle, status information, such as sag data and the digitized input signal, is available to the MPU. Figure 11: Accumulation Interval Figure 11 shows the accumulation interval resulting from SUM_SAMPS[12:0] = 1819 (I/O RAM 0x2107[4:0] and 0x2108[7:0]), consisting of 1819 samples of 457.8 µs each, followed by the XFER_BUSY interrupt. The sampling in this example is applied to a 50 Hz signal. There is no correlation between the line signal frequency and the choice of SUM_SAMPS[12:0]. Furthermore, sampling does not have to start when the line voltage crosses the zero line, and the length of the accumulation interval need not be an integer multiple of the signal cycles. MUX STATE CK32 (32768 Hz) 0 3 1 2 MUX_DIV = 7 Conversions Settle Multiplexer Frame (15 x 30.518 µs = 457.8 µs) S S IA VA IB 30.5 µs 61.04 µs VB 61.04 µs IC VC 4 5 6 61.04 µs 61.04 µs ID XFER_BUSY Interrupt to MPU 20ms 833ms |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |