Electronic Components Datasheet Search
  English  ▼

X  

TPS62361BYZHT Datasheet(PDF) 28 Page - Texas Instruments

Click here to check the latest version.
Part # TPS62361BYZHT
Description  3A Processor Supply with I2C Compatible Interface and Remote Sense
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TPS62361BYZHT Datasheet(HTML) 28 Page - Texas Instruments

Back Button TPS62361BYZHT Datasheet HTML 24Page - Texas Instruments TPS62361BYZHT Datasheet HTML 25Page - Texas Instruments TPS62361BYZHT Datasheet HTML 26Page - Texas Instruments TPS62361BYZHT Datasheet HTML 27Page - Texas Instruments TPS62361BYZHT Datasheet HTML 28Page - Texas Instruments TPS62361BYZHT Datasheet HTML 29Page - Texas Instruments TPS62361BYZHT Datasheet HTML 30Page - Texas Instruments TPS62361BYZHT Datasheet HTML 31Page - Texas Instruments TPS62361BYZHT Datasheet HTML 32Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 52 page
background image
Data line stable;
data valid
Change of
data allowed
SDA
SCL
START condition
Clock Pulse for
Acknowledgment
Data Output
by Transmitter
S
SCL
1
2
8
9
Not Acknowledge
Acknowledge
Data Output
by Receiver
TPS62360, TPS62361B, TPS62362
SLVSAU9A
– MAY 2011 – REVISED AUGUST 2011
www.ti.com
the SDA line to be stable during the entire high period of the clock pulse (see Figure 42). All devices recognize
the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a
matching address generates an acknowledge (see Figure 43) by pulling the SDA line low during the entire high
period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a
slave has been established.
Figure 42. Bit Transfer on the Serial Interface
The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the
slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an
acknowledge signal can either be generated by the master or by the slave, depending on which one is the
receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as
necessary.
To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to
high while the SCL line is high (see Figure 41). This releases the bus and stops the communication link with the
addressed slave. All I2C compatible devices must recognize the stop condition. Upon the receipt of a stop
condition, all devices know that the bus is released, and they wait for a start condition followed by a matching
address.
Attempting to read data from register addresses not listed in this section will result in 00h being read out.
Figure 43. Acknowledge on the I2C Bus
28
Submit Documentation Feedback
Copyright
© 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS62360 TPS62361B TPS62362



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com