WM8352 datasheet(198/336 Pages) WOLFSON

198 / 336 page

WM8352

Production Data

PD, February 2011, Rev 4.4

198

24 INTERRUPT CONTROLLER

The WM8352 can send an interrupt signal to the host processor though the IRQ pin. Interrupts can

alert the host to a wide range of events and fault conditions. Each of these can be individually

enabled or masked. After receiving an interrupt, the host processor can read the interrupt registers in

order to determine what caused the interrupt, and take appropriate action if required.

The WM8352 interrupt controller has two levels:

Second-level interrupts indicate a single event in one of the circuit blocks. This is indicated by setting

a register bit. This bit is a “sticky” bit - once it is set, it remains at logic 1 until the host processor

reads the register. When the processor reads the register, the interrupt bits in that register are

cleared. First-level interrupts are the logical OR of several second-level interrupts (usually all the

interrupts associated with one particular circuit block). The default polarity of IRQ is active low,

meaning that the IRQ signal is the logical NOR of all first-level interrupts.

Individual second-level interrupt bits can be masked, which prevents them from setting the First-level

interrupt. (Note that the “sticky” bit will be set as normal, even if that interrupt is masked.)

Individual first-level interrupts can also be masked, preventing them from asserting the IRQ output.

Figure 80 Interrupt Equivalent Logic

To find the cause of an interrupt signal, the host processor should first read the first-level interrupt

cause(s) of the interrupt can be determined by reading the second-level interrupt register(s) as

appropriate to the indicated first-level interrupt event.

24.1 CONFIGURING THE IRQ PIN

The default polarity of IRQ is active low; this can be changed to active high if desired, by writing to

the IRQ_POL bit.

When the WM8352 is in the HIBERNATE state, interrupts can be disabled or can remain active. The

desired behaviour can be selected using the IRQ_HIB_MODE bit.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R3 (03h)

System

Control 1

IRQ_POL

IRQ pin polarity

0 = active low (/IRQ)

1 = active high (IRQ)

R5 (05h)

System

Hibernate

IRQ_HIB_MOD

IRQ pin state in hibernate mode

0 = Normal operation

1 = Forced to indicate there is no IRQ.

Table 141 Interrupts in HIBERNATE State

WM8352 Datasheet(PDF) 198 Page - Wolfson Microelectronics plc

WM8352 Datasheet(HTML) 198 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL