| Electronic Components Datasheet Search |
|
WM8352 Datasheet(PDF) 200 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8352 Datasheet(HTML) 200 Page - Wolfson Microelectronics plc |
|
200 / 336 page ![]() WM8352 Production Data w PD, February 2011, Rev 4.4 200 24.3 SECOND-LEVEL INTERRUPTS The following sections define the second-level interrupt status and control bits associated with each of the first-level bits defined in Table 142. 24.3.1 OVERCURRENT INTERRUPT The first-level OC_INT interrupt comprises one second-level interrupt for the limit switch. This status bit is in Register R29 and its mask bit is in Register R37, as defined in Table 143. ADDRESS BIT LABEL DESCRIPTION R29 (1Dh) Over Current Interrupt Status 15 OC_LS_EINT Limit Switch Over-current interrupt. (Rising Edge triggered) Note: This bit is cleared once read. R37 (25h) Over Current Interrupt Mask 15 IM_OC_LS_EINT Interrupt mask. 0 = Do not mask interrupt. 1 = Mask interrupt. When IM_OC_LS_EINT is set to 1, then OC_LS_EINT in R29 does not trigger an OC_INT interrupt when set. The default value is 0 (unmasked). Table 143 Over-Current Interrupt 24.3.2 UNDERVOLTAGE INTERRUPTS The first-level UV_INT interrupt comprises several second-level interrupts for the DC-DCs and LDOs. Each of these has a status bit in Register R28 and a mask bit in Register R36, as defined in Table 144. ADDRESS BIT LABEL DESCRIPTION R28 (1Ch) Under Voltage Interrupt Status 11 UV_LDO4_EINT LDO4 Under-voltage interrupt. (Rising Edge triggered) Note: This bit is cleared once read. 10 UV_LDO3_EINT LDO3 Under-voltage interrupt. (Rising Edge triggered) Note: This bit is cleared once read. 9 UV_LDO2_EINT LDO2 Under-voltage interrupt. (Rising Edge triggered) Note: This bit is cleared once read. 8 UV_LDO1_EINT LDO1 Under-voltage interrupt. (Rising Edge triggered) Note: This bit is cleared once read. 5 UV_DC6_EINT DCDC6 Under-voltage interrupt. (Rising Edge triggered) Note: This bit is cleared once read. 4 UV_DC5_EINT DCDC5 Under-voltage interrupt. (Rising Edge triggered) Note: This bit is cleared once read. 3 UV_DC4_EINT DCDC4 Under-voltage interrupt. (Rising Edge triggered) Note: This bit is cleared once read. 2 UV_DC3_EINT DCDC3 Under-voltage interrupt. (Rising Edge triggered) Note: This bit is cleared once read. 1 UV_DC2_EINT DCDC2 Under-voltage interrupt. (Rising Edge triggered) Note: This bit is cleared once read. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |