| Electronic Components Datasheet Search |
|
WM8352 Datasheet(PDF) 222 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8352 Datasheet(HTML) 222 Page - Wolfson Microelectronics plc |
|
222 / 336 page ![]() WM8352 Production Data w PD, February 2011, Rev 4.4 222 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION REFER TO 5:4 WDOG_MODE[1:0] 00 00 = Disabled 01 = SYS_WDOG_TO interrupt on time-out 10 = WKUP_WDOG_RST interrupt and System reset on time-out 11 = SYS_WDOG_TO interrupt on first time-out, WKUP_WDOG_RST interrupt and System reset on second time-out Protected by security key. Reset by state machine. Default held in metal mask. 2:0 WDOG_TO[2:0] 100 Watchdog timeout (seconds) The timer is reset to this value when a HEARTBEAT signal edge is detected or the host writes to the watchdog control register. 000 = 0.125s … (time doubles with each step) 101 = 4s 11x = Reserved Protected by security key. Register 04h System Control 2 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION REFER TO R5 (05h) System Hibernate 15 HIBERNATE 0 Determines what state the chip should operate in. 0 = Active state 1 = Hibernate state The register bit defaults to 0, when a reset happens Reset by state machine. Default held in metal mask. 7 WDOG_HIB_MODE 0 Watchdog behaviour in HIBERNATE state 0 = WDOG disabled in Hibernate 1 = WDOG controlled by WDOG_MODE in Hibernate 6 HIB_STARTUP_SEQ 0 Direction to take when going from Hibernate state to the Active state. 0 = Hibernate to Active without going through startup state 1 = Hibernate to Active goes though startup sequence 5 REG_RESET_HIB_MODE 0 Action of the internal register reset signal when going from Hibernate to Active. 0 = Do a register reset when leaving the hibernate state. 1 = Do not do a register reset when leaving the hibernate state 4 RST_HIB_MODE 0 /RST pin state in hibernate mode: 0 = Asserted (low) 1 = Not asserted (high) 3 IRQ_HIB_MODE 0 IRQ pin state in hibernate mode 0 = Normal operation 1 = Forced to indicate there is no IRQ 2 MEMRST_HIB_MODE 0 /MEMRST (Alternative GPIO function) pin state in hibernate mode 0 = Asserted (low) 1 = Not asserted (high) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |