Electronic Components Datasheet Search
  English  ▼

X  

AD9851 Datasheet(PDF) 20 Page - Analog Devices

Part # AD9851
Description  CMOS 180 MHz DDS/DAC Synthesizer
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9851 Datasheet(HTML) 20 Page - Analog Devices

Back Button AD9851 Datasheet HTML 15Page - Analog Devices AD9851 Datasheet HTML 16Page - Analog Devices AD9851 Datasheet HTML 17Page - Analog Devices AD9851 Datasheet HTML 18Page - Analog Devices AD9851 Datasheet HTML 19Page - Analog Devices AD9851 Datasheet HTML 20Page - Analog Devices AD9851 Datasheet HTML 21Page - Analog Devices AD9851 Datasheet HTML 22Page - Analog Devices AD9851 Datasheet HTML 23Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 20 / 23 page
background image
AD9851
–20–
REV. C
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
2AP
1.1MHz
CENTER
200kHz
SPAN
20kHz/
RBW = 300Hz
VBW = 300Hz
SWT = 11.5s
RF ATT = 20dB
REF LVL = –7dBm
Figure 29. Narrowband (1.1
± 0.1 MHz) output SFDR for a
1.1 MHz fundamental output signal. System clock =
180 MHz (6
× REFCLK Multiplier engaged), V
S = +5 V.
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
2AP
40.1MHz
CENTER
200kHz
SPAN
20kHz/
RBW = 300Hz
VBW = 300Hz
SWT = 11.5s
RF ATT = 20dB
REF LVL = –7dBm
Figure 30. Narrowband (40.1
± 0.1 MHz) output SFDR for
a 40.1 MHz fundamental output signal. System clock =
180 MHz (6
× REFCLK Multiplier engaged), V
S = +5 V.
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
2AP
70.1MHz
CENTER
200kHz
SPAN
20kHz/
RBW = 300Hz
VBW = 300Hz
SWT = 11.5s
RF ATT = 20dB
REF LVL = –7dBm
Figure 31. Narrowband (70.1
± 0.1 MHz) output SFDR for
a 70.1 MHz fundamental output signal. System clock =
180 MHz (6
× REFCLK Multiplier engaged), V
S = +5 V.
1
Ch1 200mV
T
[]
Tek Run 4.00GS/s
Sample
M 12.5ns Ch 1
–200mV
D 200ps Runs After
: 208ps
@ : 1.940ns
Figure 32. Typical CMOS comparator p-p output jitter
with the AD9851 configured as a clock generator, DDS fOUT
= 10.1 MHz, VS = +5 V, system clock = 180 MHz, 70 MHz
LPF. Graph details the center portion of a rising edge with
scope in delayed trigger mode, 200 ps/div. Cursors show
208 ps p-p jitter.
1
Ch1 200mV
T
[]
Tek Run 4.00GS/s
Sample
M 12.5ns Ch 1
–200mV
D 200ps Runs After
: 204ps
@ : 3.672ns
Figure 33. Typical CMOS comparator p-p output jitter
with the AD9851 configured as a clock generator, DDS fOUT
= 40.1 MHz, VS = +5 V, system clock = 180 MHz, 70 MHz
LPF. Graph details the center portion of a rising edge with
scope in delayed trigger mode, 200 ps/div. Cursors show
204 ps p-p jitter.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com