Electronic Components Datasheet Search
  English  ▼

X  

EP2C8A Datasheet(PDF) 155 Page - Altera Corporation

Part # EP2C8A
Description  Section I. Cyclone II Device Family Data Sheet
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP2C8A Datasheet(HTML) 155 Page - Altera Corporation

Back Button EP2C8A Datasheet HTML 151Page - Altera Corporation EP2C8A Datasheet HTML 152Page - Altera Corporation EP2C8A Datasheet HTML 153Page - Altera Corporation EP2C8A Datasheet HTML 154Page - Altera Corporation EP2C8A Datasheet HTML 155Page - Altera Corporation EP2C8A Datasheet HTML 156Page - Altera Corporation EP2C8A Datasheet HTML 157Page - Altera Corporation EP2C8A Datasheet HTML 158Page - Altera Corporation EP2C8A Datasheet HTML 159Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 155 / 168 page
background image
Altera Corporation
5–65
February 2008
Cyclone II Device Handbook, Volume 1
DC Characteristics and Timing Specifications
Table 5–53 shows the JTAG timing parameters and values for Cyclone II
devices.
1
Cyclone II devices must be within the first 17 devices in a JTAG
chain. All of these devices have the same JTAG controller. If any
of the Cyclone II devices are in the 18th position or after they will
fail configuration. This does not affect the SignalTap® II logic
analyzer.
f
For more information on JTAG, refer to the IEEE 1149.1 (JTAG)
Boundary-Scan Testing for Cyclone II Devices chapter in the Cyclone II
Handbook.
Table 5–53. Cyclone II JTAG Timing Parameters and Values
Symbol
Parameter
Min
Max
Unit
tJCP
TCK clock period
40
—
ns
tJCH
TCK clock high time
20
—
ns
tJCL
TCK clock low time
20
—
ns
tJPSU
JTAG port setup time (2)
5—
ns
tJPH
JTAG port hold time
10
—
ns
tJPCO
JTAG port clock to output (2)
—13
ns
tJPZX
JTAG port high impedance to valid output (2)
—13
ns
tJPXZ
JTAG port valid output to high impedance (2)
—13
ns
tJSSU
Capture register setup time (2)
5—
ns
tJSH
Capture register hold time
10
—
ns
tJSCO
Update register clock to output
—
25
ns
tJSZX
Update register high impedance to valid output
—
25
ns
tJSXZ
Update register valid output to high impedance
—
25
ns
Notes to Table 5–53:
(1)
This information is preliminary.
(2)
This specification is shown for 3.3-V LVTTL/LVCMOS and 2.5-V LVTTL/LVCMOS operation of the JTAG pins. For
1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the JTAG port and capture register clock setup time is 3 ns and port
clock to output time is 15 ns.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com