| Electronic Components Datasheet Search |
|
EP2C8A Datasheet(PDF) 152 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
EP2C8A Datasheet(HTML) 152 Page - Altera Corporation |
|
152 / 168 page ![]() 5–62 Altera Corporation Cyclone II Device Handbook, Volume 1 February 2008 Timing Specifications tFALL 80–20% 150 200 250 150 200 250 150 200 250 (11) ps tLOCK —— — 100 —— 100 —— 100 (12) μs Notes to Table 5–50: (1) The maximum data rate that complies with duty cycle distortion of 45–55%. (2) The maximum data rate when taking duty cycle in absolute ps into consideration that may not comply with 45–55% duty cycle distortion. If the downstream receiver can handle duty cycle distortion beyond the 45–55% range, you may use the higher data rate values from this column. You can calculate the duty cycle distortion as a percentage using the absolute ps value. For example, for a data rate of 640 Mbps (UI = 1562.5 ps) and a tDUTY of 250 ps, the duty cycle distortion is ± tDUTY/(UI*2) *100% = ± 250 ps/(1562.5 *2) * 100% = ± 8%, which gives you a duty cycle distortion of 42–58%. (3) The TCCS specification applies to the entire bank of LVDS, as long as the SERDES logic is placed within the LAB adjacent to the output pins. (4) For extended temperature devices, the maximum input clock frequency for ×10 through ×2 modes is 137.5 MHz. (5) For extended temperature devices, the maximum data rate for ×10 through ×2 modes is 275 Mbps. (6) For extended temperature devices, the maximum input clock frequency for ×10 through ×2 modes is 200 MHz. (7) For extended temperature devices, the maximum data rate for ×10 through ×2 modes is 400 Mbps. (8) For extended temperature devices, the maximum input clock frequency for ×1 mode is 340 MHz. (9) For extended temperature devices, the maximum data rate for ×1 mode is 340 Mbps. (10) For extended temperature devices, the maximum output jitter (peak to peak) is 600 ps. (11) For extended temperature devices, the maximum tRISE and tFALL are 300 ps. (12) For extended temperature devices, the maximum lock time is 500 us. Table 5–50. LVDS Transmitter Timing Specification (Part 2 of 2) Symbol Conditions –6 Speed Grade –7 Speed Grade –8 Speed Grade Unit Min Typ Max (1) Max (2) Min Typ Max (1) Max (2) Min Typ Max (1) Max (2) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |