Electronic Components Datasheet Search
  English  ▼

X  

EP2C8A Datasheet(PDF) 153 Page - Altera Corporation

Part # EP2C8A
Description  Section I. Cyclone II Device Family Data Sheet
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP2C8A Datasheet(HTML) 153 Page - Altera Corporation

Back Button EP2C8A Datasheet HTML 149Page - Altera Corporation EP2C8A Datasheet HTML 150Page - Altera Corporation EP2C8A Datasheet HTML 151Page - Altera Corporation EP2C8A Datasheet HTML 152Page - Altera Corporation EP2C8A Datasheet HTML 153Page - Altera Corporation EP2C8A Datasheet HTML 154Page - Altera Corporation EP2C8A Datasheet HTML 155Page - Altera Corporation EP2C8A Datasheet HTML 156Page - Altera Corporation EP2C8A Datasheet HTML 157Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 153 / 168 page
background image
Altera Corporation
5–63
February 2008
Cyclone II Device Handbook, Volume 1
DC Characteristics and Timing Specifications
External Memory Interface Specifications
Table 5–52 shows the DQS bus clock skew adder specifications.
Table 5–51. LVDS Receiver Timing Specification
Symbol
Conditions
–6 Speed Grade
–7 Speed Grade
–8 Speed Grade
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
fHSCLK
(input clock
frequency)
×10
10
—
402.5
10
—
320
10
—
320 (1)
MHz
×8
10
—
402.5
10
—
320
10
—
320 (1)
MHz
×7
10
—
402.5
10
—
320
10
—
320 (1)
MHz
×4
10
—
402.5
10
—
320
10
—
320 (1)
MHz
×2
10
—
402.5
10
—
320
10
—
320 (1)
MHz
×1
10
—
402.5
10
—
402.5
10
—
402.5 (3)
MHz
HSIODR
×10
100
—
805
100
—
640
100
—
640 (2)
Mbps
×8
80
—
805
80
—
640
80
—
640 (2)
Mbps
×7
70
—
805
70
—
640
70
—
640 (2)
Mbps
×4
40
—
805
40
—
640
40
—
640 (2)
Mbps
×2
20
—
805
20
—
640
20
—
640 (2)
Mbps
×1
10
—
402.5
10
—
402.5
10
—
402.5 (4)
Mbps
SW
—
—
—
300
—
—
400
—
—
400
ps
Input jitter
tolerance
—
—
—
500
—
—
500
—
—
550
ps
tLOCK
—
—
—
100
—
—
100
—
—
100 (5)
ps
Notes to Table 5–51:
(1)
For extended temperature devices, the maximum input clock frequency for x10 through x2 modes is 275 MHz.
(2)
For extended temperature devices, the maximum data rate for x10 through x2 modes is 550 Mbps.
(3)
For extended temperature devices, the maximum input clock frequency for x1 mode is 340 MHz.
(4)
For extended temperature devices, the maximum data rate for x1 mode is 340 Mbps.
(5)
For extended temperature devices, the maximum lock time is 500 us.
Table 5–52. DQS Bus Clock Skew Adder Specifications
Mode
DQS Clock Skew Adder
Unit
×9
155
ps
×18
190
ps
Note to Table 5–52:
(1)
This skew specification is the absolute maximum and minimum skew. For
example, skew on a ×9 DQ group is 155 ps or ±77.5 ps.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com