| Electronic Components Datasheet Search |
|
ASI4U Datasheet(PDF) 45 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
ASI4U Datasheet(HTML) 45 Page - List of Unclassifed Manufacturers |
|
45 / 64 page ![]() ASI4U / ASI4U-E / ASI4U-F Spec. 3.0 Compliant Universal AS-I IC Data Sheet April 2, 2012 © 2012 Zentrum Mikroelektronik Dresden AG — Rev. 2.2 All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice. 45 of 63 3.8. Fault Indication Input Pin FID 3.8.1. Slave Mode The fault indication input FID is provided for sensing a periphery fault-messaging signal in Slave Mode. It contains a high voltage high impedance input stage that influences the status bit S1 of an AS-i Slave directly. DC properties of the pin are specified at Table 14: DC Characteristics of digital high voltage input pins. If the FID_Invert flag (Firmware Area of the E²PROM) is not set, a periphery fault is signaled by logic HIGH at the FID input. In this case S1 and FID are logically equivalent, which is the default state. In the opposite case, when FID_Invert = ‘1’, the FID input value is inverted before any further processing. The FID_Invert feature was added to provide special support for certain fault conditions. Signal transitions at the FID pin become visible in S1 with a slight delay, because a clock synchronizing circuit is in between. 3.8.2. Master- and Monitor Mode In Master- and Monitor Mode the FID input provides a voltage sense comparator for power fail detection. Its threshold voltage is set to 2.00 V +/-3%. A power fail event is recognized and displayed at the Parameter Pin P1 if the input voltage falls below the reference voltage for more than 0.7...0.9 ms. No power fail signal is generated while the IC is performing its initialization procedure. Table 26: Power Fail Detection at FID (Master Mode and Monitor Mode) Symbol Parameter Min Max Unit Note VFID-PF FID reference voltage to detect power fail 1.94. 2.06 V 1 RIN-FID Input resistance of FID input 2 Meg Ohms tLoff Power supply break down time to generate a Power Fail Signal 0.7 0.9 ms 1 for the measurement for the AS-I-voltage an external voltage divider is necessary, see Application Notes. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |