Electronic Components Datasheet Search
  English  ▼

X  

ADF7021 Datasheet(PDF) 11 Page - Analog Devices

Part # ADF7021
Description  High Performance Narrow-Band Transceiver IC
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADF7021 Datasheet(HTML) 11 Page - Analog Devices

Back Button ADF7021 Datasheet HTML 7Page - Analog Devices ADF7021 Datasheet HTML 8Page - Analog Devices ADF7021 Datasheet HTML 9Page - Analog Devices ADF7021 Datasheet HTML 10Page - Analog Devices ADF7021 Datasheet HTML 11Page - Analog Devices ADF7021 Datasheet HTML 12Page - Analog Devices ADF7021 Datasheet HTML 13Page - Analog Devices ADF7021 Datasheet HTML 14Page - Analog Devices ADF7021 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 64 page
background image
Data Sheet
ADF7021
Rev. B | Page 11 of 64
GENERAL SPECIFICATIONS
Table 5.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
TEMPERATURE RANGE (TA)
−40
+85
°C
POWER SUPPLIES
Voltage Supply, VDD
2.3
3.6
V
All VDD pins must be tied together
TRANSMIT CURRENT CONSUMPTION1
VDD = 3.0 V, PA is matched into 50 Ω
868 MHz
VCO_BIAS = 8
0 dBm
20.2
mA
5 dBm
24.7
mA
10 dBm
32.3
mA
450 MHz, Internal Inductor VCO
VCO_BIAS = 8
0 dBm
19.9
mA
5 dBm
23.2
mA
10 dBm
29.2
mA
426 MHz, External Inductor VCO
VCO_BIAS = 2
0 dBm
13.5
mA
5 dBm
17
mA
10 dBm
23.3
mA
RECEIVE CURRENT CONSUMPTION
VDD = 3.0 V
868 MHz
VCO_BIAS = 8
Low Current Mode
22.7
mA
High Sensitivity Mode
24.6
mA
433MHz, Internal Inductor VCO
VCO_BIAS = 8
Low Current Mode
24.5
mA
High Sensitivity Mode
26.4
mA
426 MHz, External Inductor VCO
VCO_BIAS = 2
Low Current Mode
17.5
mA
High Sensitivity Mode
19.5
mA
POWER-DOWN CURRENT CONSUMPTION
Low Power Sleep Mode
0.1
1
µA
CE low
1
The transmit current consumption tests used the same combined PA and LNA matching network as that used on the EVAL-ADF7021DBx evaluation boards. Improved
PA efficiency is achieved by using a separate PA matching network.
TIMING CHARACTERISTICS
VDD = 3 V ± 10%, DGND = AGND = 0 V, TA = 25°C, unless otherwise noted. Guaranteed by design but not production tested.
Table 6.
Parameter
Limit at TMIN to TMAX
Unit
Test Conditions/Comments
t1
>10
ns
SDATA to SCLK setup time
t2
>10
ns
SDATA to SCLK hold time
t3
>25
ns
SCLK high duration
t4
>25
ns
SCLK low duration
t5
>10
ns
SCLK to SLE setup time
t6
>20
ns
SLE pulse width
t8
<25
ns
SCLK to SREAD data valid, readback
t9
<25
ns
SREAD hold time after SCLK, readback
t10
>10
ns
SCLK to SLE disable time, readback
t11
5 < t11 < (¼ × tBIT)
ns
TxRxCLK negative edge to SLE
t12
>5
ns
TxRxDATA to TxRxCLK setup time (Tx mode)
t13
>5
ns
TxRxCLK to TxRxDATA hold time (Tx mode)
t14
>¼ × tBIT
µs
TxRxCLK negative edge to SLE
t15
>¼ × tBIT
µs
SLE positive edge to positive edge of TxRxCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com