| Electronic Components Datasheet Search |
|
HEATEVM Datasheet(PDF) 36 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
HEATEVM Datasheet(HTML) 36 Page - Texas Instruments |
|
36 / 79 page ![]() SM470R1B1M-HT SPNS155H – SEPTEMBER 2009 – REVISED SEPTEMBER 2013 www.ti.com expansion bus module (EBM) The expansion bus module (EBM) is a standalone module used to bond out both general-purpose input/output pins and expansion bus interface pins. This module supports the multiplexing of the GIO and the expansion bus interface functions. The module also supports 8- and 16- bit expansion bus memory interface mappings as well as mapping of the following expansion bus signals: • 27-bit address bus (EBADDR[26:0] for x8, 19-bit address bus (EBADDR[18:0] for x16 • 8- or 16-bit data bus (EBDATA[7:0] or EBDATA[15:0]) • 2 write strobes (EBWR[1:0]) • 2 memory chip selects (EBCS[6:5]) • 1 output enable (EBOE) • 1 external hold signal for interfacing to slow memories (EBHOLD) • 1 DMA request line (EBDMAREQ[0]) Table 10 shows the multiplexing of I/O signals with the expansion bus interface signals. The mapping of these pins varies depending on the memory mode. Table 10. Expansion Bus Mux Mapping(1) EXPANSION BUS MODULE PINS GIO x8(2) x16(2) GIOB[0] EBDMAREQ[0] EBDMAREQ[0] GIOC[0] EBOE EBOE GIOC[2:1] EBWR[1:0] EBWR[1:0] GIOC[4:3] EBCS[6:5] EBCS[6:5] GIOD[5:0] EBADDR[5:0] EBADDR[5:0] GIOE[7:0] EBDATA[7:0] EBDATA[7:0] GIOF[7:0] EBADDR[13:6] EBDATA[15:8] GIOG[7:0] EBADDR[21:14] EBADDR[13:6] GIOH[5] EBHOLD EBHOLD I2C5SDA EBADDR[26] EBADDR[18] I2C5SCL EBADDR[25] EBADDR[17] I2C4SCL EBADDR[24] EBADDR[16] I2C4SDA EBADDR[23] EBADDR[15] GIOH[0] EBADDR[22] EBADDR[14] (1) For more detailed information, see theTMS470R1x Expansion Bus Module (EBM) Reference Guide (literature number SPNU222) and the TMS470R1x General Purpose Input/Output Reference Guide (literature number SPNU192). (2) X8 refers to size of memory in 8-bits; X16 refers to size of memory in 16-bits. Table 11 lists the names of the expansion bus interface signals and their functions. Table 11. Expansion Bus Pins PIN DESCRIPTION EBDMAREQ Expansion bus DMA request EBOE Expansion bus pin enable EBWR Expansion bus write strobe EBWR[1] controls EBDATA[15:8] and EBWR[0] controls EBDATA[7:0] EBCS Expansion bus chip select EBADDR Expansion bus address pins EBDATA Expansion bus data pins EBHOLD Expansion bus hold: An external device may assert this signal to add wait states to an expansion bus transaction. 36 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |