Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

HEATEVM Datasheet(PDF) 71 Page - Texas Instruments

Part # HEATEVM
Description  16/32-BIT RISC FLASH MICROCONTROLLER
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

HEATEVM Datasheet(HTML) 71 Page - Texas Instruments

Back Button HEATEVM Datasheet HTML 67Page - Texas Instruments HEATEVM Datasheet HTML 68Page - Texas Instruments HEATEVM Datasheet HTML 69Page - Texas Instruments HEATEVM Datasheet HTML 70Page - Texas Instruments HEATEVM Datasheet HTML 71Page - Texas Instruments HEATEVM Datasheet HTML 72Page - Texas Instruments HEATEVM Datasheet HTML 73Page - Texas Instruments HEATEVM Datasheet HTML 74Page - Texas Instruments HEATEVM Datasheet HTML 75Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 79 page
background image
0
1
2
3
4
5
0 ... 101
0 ... 100
0 ... 011
0 ... 010
0 ... 001
0 ... 000
0 ... 110
Analog Input Value (LSB)
1 LSB
1 LSB
0
1
2
3
4
5
0 ... 101
0 ... 100
0 ... 011
0 ... 010
0 ... 001
0 ... 000
0 ... 110
1 LSB
1 LSB
Differential Linearity
Error(- 1/2 LSB)
Differential Linearity
Error(1/2 LSB)
Parasitic
Capacitance
Vsrc
Ri
MibADC
Input Pin
Rs
Sample
Capacitor
Ci
Rleak
Sample Switch
External
SM470R1B1M-HT
www.ti.com
SPNS155H – SEPTEMBER 2009 – REVISED SEPTEMBER 2013
Figure 25. MibADC Input Equivalent Circuit
Table 16. Multi-Buffer ADC Timing Requirements(1)
MIN
NOM
MAX UNIT
tc(ADCLK)
Cycle time, MibADC clock
0.067
µs
td(SH)
Delay time, sample and hold time
1
µs
td©)
Delay time, conversion time
0.55
µs
td(SHC)
(2)
Delay time, total sample/hold and conversion time
1.55
µs
(1)
Not production tested.
(2)
This is the minimum sample/hold and conversion time that can be achieved. These parameters are dependent on many factors; for
more details, see the TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide (literature number SPNU206).
The differential nonlinearity error shown in Figure 26 (sometimes referred to as differential linearity) is the
difference between an actual step width and the ideal value of 1 LSB.
A.
1 LSB = (ADREFHI - ADREFLO)/2
10
Figure 26. Differential Nonlinearity (DNL)
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
71



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com