 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HEATEVM Datasheet(PDF) 53 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
HEATEVM Datasheet(HTML) 53 Page - Texas Instruments |
|
|
53 / 79 page  VCCP /VCCIO VCC VCCPORH VCCIOPORL VIL(PORRST) VCCIOPORH VCCIOPORH VCCIOPORL VCCPORL VCC PORRST VCCIO VCCPORH VCCPORL VIL VIL VIL VIL VIL(PORRST) VCCP/VCCIO VCC th(PORRST)rio th(PORRST)r tsu(PORRST)f th(PORRST)r tsu(PORRST)fio tsu(PORRST)f tsu(VCCIO)f tsu(VCCIO)r tsu(PORRST)r th(PORRST)d SM470R1B1M-HT www.ti.com SPNS155H – SEPTEMBER 2009 – REVISED SEPTEMBER 2013 RST AND PORRST TIMINGS Timing Requirements for PORRST (1) (see Figure 12) MIN MAX UNIT VCCPORL VCC low supply level when PORRST must be active during power up 0.6 V VCC high supply level when PORRST must remain active during power up and become VCCPORH 1.5 V active during power down VCCIOPORL VCCIO low supply level when PORRST must be active during power up 1.1 V VCCIO high supply level when PORRST must remain active during power up and become VCCIOPORH 2.75 V active during power down VIL Low-level input voltage after VCCIO > VCCIOPORH 0.2 VCCIO V VIL(PORRST) Low-level input voltage of PORRST before VCCIO > VCCIOPORL 0.5 V tsu(PORRST)r Setup time, PORRST active before VCCIO > VCCIOPORL during power up 0 ms tsu(VCCIO)r Setup time, VCCIO >VCCIOPORL before VCC > VCCPORL 0 ms th(PORRST)r Hold time, PORRST active after VCC > VCCPORH 1 ms tsu(PORRST)f Setup time, PORRST active before VCC ≤ VCCPORH during power down 8 µs th(PORRST)rio Hold time, PORRST active after VCC > VCCIOPORH 1 ms th(PORRST)d Hold time, PORRST active after VCC < VCCPORL 0 ms tsu(PORRST)fio Setup time, PORRST active before VCC ≤ VCCIOPORH during power down 0 ns tsu(VCCIO)f Setup time, VCC < VCCPORL before VCCIO < VCCIOPORL 0 ns (1) Not production tested. NOTE: VCCIO > 1.1 V before VCC > 0.6 V Figure 12. PORRST Timing Diagram Switching Characteristics over Recommended Operating Conditions for RST (1) (2) PARAMETER MIN MAX UNIT Valid time, RST active after PORRST inactive 4112tc(OSC) tv(RST) ns Valid time, RST active (all others) 8tc(SYS) Flash start up time, from RST inactive to fetch of first instruction from flash (flash pump tfsu 836tc(OSC) ns stabilization time) (1) Not production tested. (2) Specified values do NOT include rise/fall times. For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table. Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 53 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
