| Electronic Components Datasheet Search |
|
RF69 Datasheet(PDF) 14 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
RF69 Datasheet(HTML) 14 Page - List of Unclassifed Manufacturers |
|
14 / 81 page ![]() RF69 Page 14 Tel: +86-755-82973805 Fax: +86-755-82973550 E-mail: sales@hoperf.com http://www.hoperf.com IIP3 3rd order Input Intercept point Unwanted tones are 1MHz and 1.995 MHz above the LO Lowest LNA gain Highest LNA gain - -23 +20 -18 - - dBm dBm BW_SSB Single Side channel filter BW Programmable 2.6 - 500 kHz IMR_OOK Image rejection in OOK mode Wanted signal level = -106 dBm 27 30 - dB TS_RE Receiver wake-up time, from PLL locked state to RxReady RxBw = 10 kHz, BR = 4.8 kb/s RxBw = 200 kHz, BR = 100 kb/s - - 1.7 96 - - ms us TS_RE_AGC Receiver wake-up time, from PLL locked state, AGC enabled RxBw = 10 kHz, BR = 4.8 kb/s RxBw = 200 kHz, BR = 100 kb/s - 3.0 163 ms us TS_RE_AGC &AFC Receiver wake-up time, from PLL lock state, AGC and AFC enabled RxBw = 10 kHz, BR = 4.8 kb/s RxBw = 200 kHz, BR = 100 kb/s 4.8 265 ms us TS_FEI FEI sampling time Receiver is ready - 4.Tbit - - TS_AFC AFC Response Time Receiver is ready - 4.Tbit - - TS_RSSI RSSI Response Time Receiver is ready - 2.Tbit - - DR_RSSI RSSI Dynamic Range AGC enabled Min Max - - -115 0 - - dBm dBm * Set SensitivityBoost in RegTestLna to 0x2D to reduce the noise floor in the receiver 2.4.4. Transmitter Table 7 Transmitter Specification Symbol Description Conditions Min Typ Max Unit RF_OP RF output power in 50 ohms On RFIO pin Programmable with 1dB steps Max Min - - +13 -18 - - dBm dBm RF_OPH Max RF output power, on PA_BOOST pin With external match to 50 ohms - +20 - dBm ΔRF_OP RF output power stability From VDD=2.4V to 3.6V - +/-0.3 - dB PHN Transmitter Phase Noise 50 kHz Offset from carrier 868 / 915 MHz bands 434 / 315 MHz bands - - -95 -99 - - dBc/ Hz ACP Transmitter adjacent channel power (measured at 25 kHz off- set) BT=0.5 . Measurement conditions as defined by EN 300 220-1 V2.1.1 - - -37 dBm TS_TR Transmitter wake up time, to the first rising edge of DCLK Frequency Synthesizer enabled, PaRamp = 10 us, BR = 4.8 kb/s. - 120 - us |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |