| Electronic Components Datasheet Search |
|
TAS3103 Datasheet(PDF) 121 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS3103 Datasheet(HTML) 121 Page - Texas Instruments |
|
121 / 146 page ![]() 4−5 4.4.3 Serial Audio Port Slave Mode Signals Over Recommended Operating Conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNITS fLRCLK Frequency, LRCLK (FS) 8 96 kHz tw(SCLKIN) Pulse duration, SCLKIN high See Note 14 0.25 HSCLKIN HSCLKIN 0.75 HSCLKIN ns fSCLKIN Frequency, SCLKIN See Note 13 32FS 25 MHz tcyc Cycle time, SCLKIN See Note 13 40 1/32FS ns tpd1 Propagation delay, SCLKIN falling edge to SDOUT 15.1 ns tsu1 Setup time, LRCLK to SCLKIN rising edge 6.6 ns th1 Hold time, LRCLK from SCLKIN rising edge 0 ns tsu2 Setup time, SDIN to SCLKIN rising edge 1.15 ns th2 Hold time, SDIN from SCLKIN rising edge 2.3 ns tpd2 Propagation delay, SCLKIN falling edge SCLKOUT2 = SCLKIN 12.4 ns tpd2 SCLKIN falling edge to SCLKOUT2 falling edge SCLKOUT2 < SCLKIN 12.5 ns NOTES: 13. Typical duty cycle is 50/50. 14. HSCLKIN = 1/2fSCLKIN SCLKIN LRCLK (Input) SDOUT1 SDOUT2 SDOUT3 SDIN1 SDIN2 SDIN3 SCLKOUT2 th1 tsu1 tpd1 tpd2 tsu2 th2 tcyc tw(SCLKIN) SDIN4 Figure 4−3. Serial Audio Port Slave Mode Timing Waveforms |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |