Electronic Components Datasheet Search
  English  ▼

X  

DP83266 Datasheet(PDF) 114 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP83266
Description  MACSITM Device (FDDI Media Access Controller and System Interface)
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83266 Datasheet(HTML) 114 Page - National Semiconductor (TI)

Back Button DP83266 Datasheet HTML 110Page - National Semiconductor (TI) DP83266 Datasheet HTML 111Page - National Semiconductor (TI) DP83266 Datasheet HTML 112Page - National Semiconductor (TI) DP83266 Datasheet HTML 113Page - National Semiconductor (TI) DP83266 Datasheet HTML 114Page - National Semiconductor (TI) DP83266 Datasheet HTML 115Page - National Semiconductor (TI) DP83266 Datasheet HTML 116Page - National Semiconductor (TI) DP83266 Datasheet HTML 117Page - National Semiconductor (TI) DP83266 Datasheet HTML 118Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 114 / 152 page
background image
70 Control Information (Continued)
Address Configuration Register (ACR)
This register contains bits for configuring the address swapping logic
All bits in this register are set to Zero upon reset
Access Rules
Address
Read
Write
11Ah
Always
Always
Register Bits
D7
D6
D5
D4
D3
D2
D1
D0
PCKI2
PCKI1
PCKI0
RSWP1
RSWP0
ISWP2
ISWP1
ISWP0
Bit
Symbol
Description
D0
ISWP0
Indicate Swap 0
This bit controls the address swapping logic for Indicate Channel 0 (ICHN0) If this bit is
reset no address swapping takes place If this bit is set both Destination (DA) and Source address (SA) fields
are swapped from FDDI bit ordering to canonical bit ordering This involves a bit reversal within each byte
D1
ISWP1
Indicate Swap 1
This bit controls the address swapping logic for Indicate Channel 1 (ICHN1) If this bit is
reset no address swapping takes place If this bit is set both Destination (DA) and Source address (SA) fields
are swapped from FDDI bit ordering to canonical bit ordering This involves a bit reversal within each byte
D2
ISWP2
Indicate Swap 2
This bit controls the address swapping logic for Indicate Channel 2 (ICHN2) If this bit is
reset no address swapping takes place If this bit is set both Destination (DA) and Source address (SA) fields
are swapped from FDDI bit ordering to canonical bit ordering This involves a bit reversal within each byte
D3
RSWP0
Request Swap 0
This bit controls the address swapping logic for Request Channel 0 (RCHN0) If this bit is
reset no address swapping takes place If this bit is set both Destination (DA) and Source address (SA) fields
are swapped from canonical bit ordering to FDDI bit ordering This involves a bit reversal within each byte
D4
RSWP1
Request Swap 1
This bit controls the address swapping logic for Request Channel 1 (RCHN1) If this bit is
reset no address swapping takes place If this bit is set both Destination (DA) and Source address (SA) fields
are swapped from canonical bit ordering to FDDI bit ordering This involves a bit reversal within each byte
D5
PCKI0
Pack Frames on ICHN0
This bit controls the packing of Frames into Pool Space Pages for Indicate
Channel 0 (ICHN0) When the Frame-Per-Page (FPP) bit is set (see ‘‘Indicate Mode Configuration Register
(IMR)’’) the MACSI device will cause a page break and start each new Frame in a new Pool Space Buffer
Setting the PCKI0 bit selectively disables the Frame-Per-Page mode for ICHN0 If the FPP bit is zero this
PCKI0 bit has no effect
D6
PCKI1
Pack Frames on ICHN1
This bit controls the packing of Frames into Pool Space Pages for Indicate
Channel 1 (ICHN1) When the Frame-Per-Page (FPP) bit is set (see ‘‘Indicate Mode Configuration Register
(IMR)’’) the MACSI device will cause a page break and start each new Frame in a new Pool Space Buffer
Setting the PCKI1 bit selectively disables the Frame-Per-Page mode for ICHN1 If the FPP bit is zero this
PCKI1 bit has no effect
D7
PCKI2
Pack Frames on ICHN2
This bit controls the packing of Frames into Pool Space Pages for Indicate
Channel 2 (ICHN2) When the Frame-Per-Page (FPP) bit is set (see ‘‘Indicate Mode Configuration Register
(IMR)’’) the MACSI device will cause a page break and start each new Frame in a new Pool Space Buffer
Setting the PCKI2 bit selectively disables the Frame-Per-Page mode for ICHN2 If the FPP bit is zero this
PCKI2 bit has no effect
114



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com