Electronic Components Datasheet Search
  English  ▼

X  

WM8993 Datasheet(PDF) 108 Page - Wolfson Microelectronics plc

Part # WM8993
Description  Audio Hub CODEC for Multimedia Phones
PDF  229 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8993 Datasheet(HTML) 108 Page - Wolfson Microelectronics plc

Back Button WM8993 Datasheet HTML 104Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 105Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 106Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 107Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 108Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 109Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 110Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 111Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 112Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 229 page
background image
WM8993
Production Data
w
PD, November 2010, Rev 4.0
108
The de-bounce function on the GPIO functions enable transient behaviour to be filtered as illustrated
below:
Figure 35 GPIO De-bounce
GPIO SUMMARY
Details of the GPIO implementation are shown below. When the GPIO pad is configured as an
output, the corresponding input is disabled, as shown in Figure 36 below. This avoids an unstable
loop condition.
Figure 36 GPIO Pad
The GPIO register, i.e. latch structure, is shown in Figure 37 below. The illustration describes the
GPIO1 functionality; the equivalent logic applies to the other GPIO functions also (eg. FLL_LOCK,
TEMPOK, Jack Detect).
In the example illustrated, the de-bounce control field GPIO1_DB determines whether the signal is
de-bounced or not. (Note that TOCLK needs to be present in order for the de-bounce circuit to work.)
The polarity bit GPIO1_POL controls whether an interrupt is triggered by a logic 1 level (for
GPIO1_POL = 0) or a logic 0 level (for GPIO1_POL = 1). The latch will cause the interrupt to be
stored until it is reset by writing to the Interrupt Register. The latched signal is passed to the IRQ
circuit, shown in Figure 38. The interrupt status bits can be read at any time from Register R18 (12h).
The interrupt status bits are reset by writing a logic 1 to the respective bit in Register R18 (12h).
Figure 37 GPIO Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com