 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DP84910 Datasheet(PDF) 1 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP84910 Datasheet(HTML) 1 Page - National Semiconductor (TI) |
|
|
1 / 32 page  TLF11777 October 1994 DP84910 (-36-50) Integrated Read Channel General Description The DP84910 integrates most functions of the hard disk read channel electronics onto a single 5V chip It incorpo- rates a pulseservo detector a programmable integrated channel filter a data synchronizer a frequency synthesizer and a serial port interface The chip receives data from a read preamplifier filters and peak detects the read pulses for both data and embedded servo information and resyn- chronizes the data with the system clock The DP84910 is available in two versions DP84910VHG-36 and DP84910VHG-50 The DP84910VHG-36 is specified to operate over a data rate range of 75 Mbitssec to 36 Mbitssec The other version DP84910VHG-50 will op- erate over a data rate range of 137 Mbitssec to 50 Mbits sec This device is specifically designed to address zoned data rate applications A channel filter with control register se- lectable cutoff frequency and equalization is provided on- chip This eliminates the need for multiple external channel filters and allows for greater flexibility in the selection of zone frequencies The frequency synthesizer provides cen- ter frequency information for the data synchronizer and a variable frequency write clock There is no need for any off- chip frequency setting components or DACs A four-bank control register is included to control zoning operations and configure general chip functions At VCC power-up the chip self-configures by presetting all bits in the control register to predetermined operating setup condi- tions Independent power down control for all of the major blocks within the chip is provided via three bits in the control register (SYNC PWR DN STH PWR DN and PD PWR DN) to manage power consumption In addi- tion two pins (SLEEP and IDLESERVO) are available to control power management The sleep mode pin (SLEEP) powers down all circuitry on the chip including the control register In this mode the maximum power supply current is 2 mA the control register data must be reentered when exiting this mode The idleservo mode pin (IDLESERVO) toggles the device between the idle and servo modes In the idle mode only the control register and pulse detector bias- ing circuitry necessary for a quick recovery are active In the servo mode the pulse detector portions needed for servo detection are active as well as the control register Less than 15 ms is required for the pulse detector to recover from the idle condition The control register data is not lost when this pin is toggled The pin can be rapidly toggled (k15 ms) to achieve average power consumption savings and will keep the readwrite head on track Seventeen power and ground pins are provided to isolate major functional blocks and allow for independent supply voltage filtering thus en- hancing noise immunity (Continued) TLF11777 – 1 FIGURE 1 DP84910 in a Typical Disk Drive System MICROWIRETM is a trademark of National Semiconductor Corporation C1996 National Semiconductor Corporation RRD-B30M116Printed in U S A http www nationalcom |
Similar Part No. - DP84910 |
|
Similar Description - DP84910 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
