Electronic Components Datasheet Search
  English  ▼

X  

DA9211 Datasheet(PDF) 17 Page - Dialog Semiconductor

Part # DA9211
Description  Integrates two dual-phase buck converters
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

DA9211 Datasheet(HTML) 17 Page - Dialog Semiconductor

Back Button DA9211 Datasheet HTML 13Page - Dialog Semiconductor DA9211 Datasheet HTML 14Page - Dialog Semiconductor DA9211 Datasheet HTML 15Page - Dialog Semiconductor DA9211 Datasheet HTML 16Page - Dialog Semiconductor DA9211 Datasheet HTML 17Page - Dialog Semiconductor DA9211 Datasheet HTML 18Page - Dialog Semiconductor DA9211 Datasheet HTML 19Page - Dialog Semiconductor DA9211 Datasheet HTML 20Page - Dialog Semiconductor DA9211 Datasheet HTML 21Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 74 page
background image
DA9211 and DA9212
Datasheet
Company confidential
Data sheet
Version <3.0>
<07-Jan-2015>
CFR0011-120-00 Rev 3
17 of 74
© 2015 Dialog Semiconductor GmbH
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tSP
CLK, SDA
(2-WIRE Mode)
spike suppression pulse
width
Fast/Fast+ mode
High Speed mode
0
0
50
10
ns
tfDA
Fall time of SDA signal
(2-WIRE Mode)
Fast @ Cb<550pF
HS @ 10<Cb<100pF
HS @ Cb<400pF
20+0.1Cb
10
20
120
80
160
ns
Table 9: 2-WIRE Control Bus Characteristics
TA = -40 to +85 ºC
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tBUF
Bus free time from STOP
to START condition
0.5
µs
CB
Bus line capacitive load
150
pF
Standard/Fast/Fast+ Mode
fSCL
Clock frequency @ pin
SCL
0 (Note 1)
1000
kHz
tSU_STA
START condition set-up
time
0.26
µs
tH_STA
START condition hold
time
0.26
µs
tW_CL
Clock LOW duration
0.5
µs
tW_CH
Clock HIGH duration
0.26
µs
tR
Rise time
@ pin CLK and DATA
Input requirement
1000
ns
tF
Fall time
@ pin CLK and DATA
Input requirement
300
ns
tSU_D
Data set-up time
50
ns
tH_D
Data hold time
0
ns
High Speed Mode
fSCL_HS
Clock frequency @ pin
SCL
0 (Note 1)
3400
kHz
tSU_STA_HS
START condition set-up
time
160
ns
tH_STA_HS
START condition hold
time
160
ns
tW_CL_HS
Clock LOW duration
160
ns
tW_CH_HS
Clock HIGH duration
60
ns
tR_HS
Rise time
@ pin CLK and DATA
Input requirement
160
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com