Electronic Components Datasheet Search
  English  ▼

X  

ML7033 Datasheet(PDF) 7 Page - LAPIS Semiconductor Co., Ltd.

Part # ML7033
Description  Dual-Channel Line Card CODEC
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LAPIS [LAPIS Semiconductor Co., Ltd.]
Direct Link  http://www.lapis-semi.com/
Logo LAPIS - LAPIS Semiconductor Co., Ltd.

ML7033 Datasheet(HTML) 7 Page - LAPIS Semiconductor Co., Ltd.

Back Button ML7033 Datasheet HTML 3Page - LAPIS Semiconductor Co., Ltd. ML7033 Datasheet HTML 4Page - LAPIS Semiconductor Co., Ltd. ML7033 Datasheet HTML 5Page - LAPIS Semiconductor Co., Ltd. ML7033 Datasheet HTML 6Page - LAPIS Semiconductor Co., Ltd. ML7033 Datasheet HTML 7Page - LAPIS Semiconductor Co., Ltd. ML7033 Datasheet HTML 8Page - LAPIS Semiconductor Co., Ltd. ML7033 Datasheet HTML 9Page - LAPIS Semiconductor Co., Ltd. ML7033 Datasheet HTML 10Page - LAPIS Semiconductor Co., Ltd. ML7033 Datasheet HTML 11Page - LAPIS Semiconductor Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 52 page
background image
FEDL7033-04
ML7033
7/52
ABSOLUTE MAXIMUM RATINGS
Parameter
Symbol
Condition
Rating
Unit
Power Supply Voltage
VDD
VDDD, VDDA
–0.3 to +7.0
V
Analog Input Voltage
VAIN
—
–0.3 to VDD+0.3
V
Digital Input Voltage
VDIN
—
–0.3 to VDD+0.3
V
Storage Temperature
TSTG
—
–55 to +150
C
RECOMMENDED OPERATING CONDITIONS
Parameter
Symbol
Condition
Min.
Typ.
Max.
Unit
Power Supply Voltage
VDD
Voltage to be fixed; VDDD, VDDA
4.75
5.0
5.25
V
Operating Temperature
TOP
—
–40
—
+85
C
High Level Input Voltage
VIH
2.2
—
VDD
V
Low Level Input Voltage
VIL
All digital input pins
0
—
0.8
V
MCK = 2.048 MHz
MCKSEL (CR0-B5) bit = “0”
–0.01%
2048
+0.01%
kHz
MCK Frequency
FMCK
MCK = 4.096 MHz
MCKSEL (CR0-B5) bit = “1”
–0.01%
4096
+0.01%
kHz
BCLK Frequency
FBCLK
BCLK
256
—
4096
kHz
Sync Pulse Frequency
FSYNC
XSYNC, RSYNC
–0.01%
8
+0.01%
kHz
Clock Duty Ratio
DCLK
MCK,BCLK
40
50
60
%
Digital Input Rise Time
tIR
—
—
50
ns
Digital Input Fall Time
tIF
All digital input pins
—
—
50
ns
MCK to BCLK Phase Difference
tMB
MCK, BCLK
—
—
50
ns
tXS
BCLK to XSYNC
50
—
—
ns
Transmit Sync Pulse Setting Time
tSX
XSYNC to BCLK
50
—
—
ns
tRS
BCLK to RSYNC
50
—
—
ns
Receive Sync Pulse Setting Time
tSR
RSYNC to BCLK
50
—
—
ns
XSYNC, RSYNC
SHORT (CR0-B4) bit = “0”
1 BCLK
—
125
s
–1BCLK
s
Sync Pulse Width
tWS
XSYNC, RSYNC
SHORT (CR0-B4) bit = “0”
210
—
1BCLK
ns
PCMOUT Set-up Time
tDS
PCMOUT
50
—
—
ns
PCMOUT Hold Time
tDH
PCMOUT
50
—
—
ns
RDL
Pull-up Resistor, PCMOUT
0.5
—
—
k
CDL1
PCMOUT
—
—
50
pF
Digital Output Load
CDL2
Other output pins
—
—
50
pF
Bypass Capacitor for SGC
CSG
SGC to AG
0.1
—
—
F



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com