| Electronic Components Datasheet Search |
|
ML7033 Datasheet(PDF) 29 Page - LAPIS Semiconductor Co., Ltd. |
|
|
|||||||||||||||||||||||||||||
ML7033 Datasheet(HTML) 29 Page - LAPIS Semiconductor Co., Ltd. |
|
29 / 52 page ![]() FEDL7033-04 ML7033 29/52 CR3 (Time slot assignment control) B7 B6 B5 B4 B3 B2 B1 B0 CR3 TSAE TSAC TSA5 TSA4 TSA3 TSA2 TSA1 TSA0 default 0 0 0 0 0 0 0 0 * CR3 is a write only register. B7 … Time slot assignment customization enable 0 : Default time slot assignment 1 : Customized time slot assignment The default time slot assignment is CH1 for Slot 0 and CH2 for Slot 2. B6 … Time slot assignment channel select 0 : CH1 1 : CH2 This bit is used to specify the channel for which the accompanied TSAn (CR3-B5 to B0) bits are going to assign a time slot. Hence, when a customized time slot assignment is enabled, CR3 should be written twice; once for CH1 and another for CH2. B5 to B0 … Assigned time slot select Each time slot consists of 8 BCLK cycles. The number of time slots available for time slot assignment depends upon the applied BCLK frequency, and can be calculated in the following equations; Number of time slots available for time slot assignment = (BCLK frequency)/(SYNC frequency)/8 = (BCLK frequency)/64k For instance, when the BCLK frequency is 4096 kHz, time slots that can be assigned are from 0 (000000) to 63 (111111). The specification of a time slot beyond 63 is prohibited. Note that in 14-bit linear PCM (2’s complement) mode, specified when the LIN bit (CR0-B3) is set, only even numbered time slots (0, 2, 4, … 62) can be assigned. In any mode, the assigned time slot for a channel is common both for transmit and receive, and different time slots cannot be assigned for transmit and receive. When the TSAE bit (CR3-B7) is cleared, the time slot assignment specified by these bits is ignored, and the default time slots are assigned (CH1 for Time Slot 0 and CH2 for Time Slot 2). Figure 12 shows an example of how CH1 is assigned for Time Slot 0 (000000) and CH2 is assigned for Time Slot 3 (000011) in 8-bit PCM mode. BCLK XSYNC PCMOUT/ PCMIN PCMOSY 1 9 17 25 33 CH1 PCM DATA CH2 PCM DATA Slot 0 Slot 1 Slot 2 Slot 3 Figure 12 Example of Time Slot Assignment: CH1 = Slot 0, CH2 = Slot 3 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |