Electronic Components Datasheet Search
  English  ▼

X  

ML7344CE Datasheet(PDF) 68 Page - LAPIS Semiconductor Co., Ltd.

Part # ML7344CE
Description  Sub-GHz(160MHz to 510MHz) band short range wireless transceiver IC
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LAPIS [LAPIS Semiconductor Co., Ltd.]
Direct Link  http://www.lapis-semi.com/
Logo LAPIS - LAPIS Semiconductor Co., Ltd.

ML7344CE Datasheet(HTML) 68 Page - LAPIS Semiconductor Co., Ltd.

Back Button ML7344CE Datasheet HTML 64Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 65Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 66Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 67Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 68Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 69Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 70Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 71Page - LAPIS Semiconductor Co., Ltd. ML7344CE Datasheet HTML 72Page - LAPIS Semiconductor Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 154 page
background image
FEDL7344C/E/J-05
ML7344C/E/J
68/154
●Modulation setting
ML7344 supports GFSK modulation and FSK modulation.
(1) GFSK modulation setting
By setting GFSK_EN([DATA_SET1: B0 0x07(4)])=0b1, GFSK mode can be selected. In GFSK modulation,
frequency deviation can be set by [GFSK_DEV_H: B1 0x30] and [GFSK_DEV_L: B1 0x31] registers and
Gaussian filter can be set by [FSK_DEV0_H/GFIL0: B1 0x32] to [FSK_DEV3_H/GFIL6: B1 0x38] registers.
When enabling PLL 1/2 division mode by setting PLL_MODE ([PLL_DIV_SET:B1 0x1A(4)])=0b1,
calcurated with fref =FMCK1/2 in the following formula.
i) GFSK frequency deviation setting
F_DEV value can be calculated as the following formula:
20
2
_
⋅
⎪⎭
⎪
⎬
⎫
⎪⎩
⎪
⎨
⎧
=
ref
dev
f
f
DEV
F
(Integer part)
Here
DEV
F _
: Frequency deviation setting
:
dev
f
Frequency deviation [MHz]
:
ref
f
PLL reference frequency (= master clock frequency: FMCK1)
[Example]
When set frequency deviation to 50kH (master clock 26MHz), the calculation is as follows.
F_DEV = {0.05MHz ÷ 26MHz} ×220 (Integer value) = 2016 (0x07E0)
[GFSK_DEV_H: B1 0x30] = 0x07
[GFSK_DEV_L: B1 0x31] = 0xE0
ii) Gaussian filter setting
BT value of Gaussian filter and setting value to related registers are shown in the below table.
BT value
Register
0.5
1.0
[FSK_DEV0_H/GFIL0: B1 0x32]
0x49
0x00
[FSK_DEV0_L/GFIL1: B1 0x33]
0xA7
0x10
[FSK_DEV1_H/GFIL2: B1 0x34]
0x0F
0x04
[FSK_DEV1_L/GFIL3: B1 0x35]
0x14
0x0D
[FSK_DEV2_H/GFIL4: B1 0x36]
0x19
0x1E
[FSK_DEV2_L/GFIL5: B1 0x37]
0x1D
0x32
[FSK_DEV3_H/GFIL6: B1 0x38]
0x1E
0x3C
NOTE:
GFSK filter coefficient setting register and FSK frequency deviation setting register are common. In GFSK
mode, filter coefficient applies to this register. In FSK mode, frequency deviation applies to this register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com