DS2196 datasheet(106/157 Pages) DALLAS

106 / 157 page

DS2196

106 of 157

HSRA: HDLC STATUS REGISTER FRAMER A (Address = 01 Hex)

HSRB: HDLC STATUS REGISTER FRAMER B (Address = A1 Hex)

(MSB)

(LSB)

RBOC

RPE

RPS

RHALF

RNE

THALF

TNF

TMEND

SYMBOL

POSITION

NAME AND DESCRIPTION

RBOC

HSR.7

Receive BOC Detector Change of State. Set whenever the

BOC detector sees a change of state from a BOC Detected to a

No Valid Code seen or vice versa. The setting of this bit

prompt the user to read the RBOC register for details.

RPE

HSR.6

Receive Packet End. Set when the HDLC controller detects

either the finish of a valid message (i.e., CRC check complete)

or when the controller has experienced a message fault such as

a CRC checking error, or an overrun condition, or an abort has

been seen. The setting of this bit prompts the user to read the

RHIR register for details.

RPS

HSR.5

Receive Packet Start. Set when the HDLC controller detects

an opening byte. The setting of this bit prompts the user to

read the RHIR register for details.

RHALF

HSR.4

Receive FIFO Half Full. Set when the receive 64–byte FIFO

fills beyond the half waypoint. The setting of this bit prompts

the user to read the RHIR register for details.

RNE

HSR.3

Receive FIFO Not Empty. Set when the receive 64–byte

FIFO has at least one byte available for a read. The setting of

this bit prompts the user to read the RHIR register for details.

THALF

HSR.2

Transmit FIFO Half Empty. Set when the transmit 64–byte

FIFO empties beyond the half waypoint. The setting of this bit

prompts the user to read the THIR register for details.

TNF

HSR.1

Transmit FIFO Not Full. Set when the transmit 64–byte

FIFO has at least one byte available. The setting of this bit

prompts the user to read the THIR register for details.

TMEND

HSR.0

Transmit Message End. Set when the transmit HDLC

controller has finished sending a message. The setting of this

bit prompts the user to read the THIR register for details.

NOTE:

The RBOC, RPE, RPS, and TMEND bits are latched and will be cleared when read.

DS2196 Datasheet(PDF) 106 Page - Dallas Semiconductor

DS2196 Datasheet(HTML) 106 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL