Electronic Components Datasheet Search
  English  ▼

X  

SC2200 Datasheet(PDF) 345 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # SC2200
Description  Thin Client On a Chip
PDF  433 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

SC2200 Datasheet(HTML) 345 Page - National Semiconductor (TI)

Back Button SC2200 Datasheet HTML 341Page - National Semiconductor (TI) SC2200 Datasheet HTML 342Page - National Semiconductor (TI) SC2200 Datasheet HTML 343Page - National Semiconductor (TI) SC2200 Datasheet HTML 344Page - National Semiconductor (TI) SC2200 Datasheet HTML 345Page - National Semiconductor (TI) SC2200 Datasheet HTML 346Page - National Semiconductor (TI) SC2200 Datasheet HTML 347Page - National Semiconductor (TI) SC2200 Datasheet HTML 348Page - National Semiconductor (TI) SC2200 Datasheet HTML 349Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 345 / 433 page
background image
Revision 3.0
345
www.national.com
Video Processor Module (Continued)
2
SIGN_FREE (Signature Free Run).
0: Disable. (Default) If this bit was previously set to 1, the signature process stops at the end of the current frame (i.e., at
the next falling edge of VSYNC).
1: Enable. If SIGN_EN (bit 0) = 1, the signature register captures data continuously across multiple frames.
1
Reserved.
0
SIGN_EN (Signature Enable).
0: Disable. (Default) The SIG_VALUE (bits [31:8]) is reset to 000001h and held (no capture).
1: Enable. The next falling edge of VSYNC is counted as the start of the frame to be used for CRC checking with each pixel
clock beginning with the next VSYNC.
If SIGN_FREE (bit 2) = 1, the signature register captures the pixel data signature continuously across multiple frames.
If SIGN_FREE (bit 2) = 0, a signature is captured for one frame at a time, starting from the next falling VSYNC.
After a signature capture, the SIG_VALUE can be read to determine the CRC check status. SIGN_EN can then be reset to
initialize the SIG_VALUE as an essential preparation for the next round of CRC check.
Offset 48h-4Bh
Device and Revision Identification (RO)
Reset Value: 0000xxxxh
31:16
Reserved.
15:8
REV_ID (Revision ID). Seedeviceerrata forvalue.
7:0
DEV_ID (Device ID). Seedeviceerrata forvalue.
Offset 4Ch-4Fh
Video De-Interlacing and Alpha Control Register (R/W)
Reset Value: 00060000h
31:22
Reserved.
21:20
ALPHA3_WIN_PRIORITY (Alpha Window 3 Priority). Determines the priority of Alpha Window 3. A higher number indi-
cates a higher priority. Priority is used to determine display order for overlapping alpha windows.
00: Lowest priority (default).
01: Medium priority.
10: Highest priority.
11: Illegal.
Note:
Priority of enabled alpha windows must be different.
19:18
ALPHA2_WIN_PRIORITY (Alpha Window 2 Priority). Determines the priority of Alpha Window 2. A higher number indi-
cates a higher priority. Priority is used to determine display order for overlapping alpha windows.
00: Lowest priority (default).
01: Medium priority.
10: Highest priority.
11: Illegal.
Note:
Priority of enabled alpha windows must be different.
17:16
ALPHA1_WIN_PRIORITY (Alpha Window 1 Priority). Determines the priority of Alpha Window 1. A higher number indi-
cates a higher priority. Priority is used to determine display order for overlapping alpha windows.
00: Lowest priority (default).
01: Medium priority.
10: Highest priority.
11: Illegal.
Note:
Priority of enabled alpha windows must be different.
15:14
Reserved
13
GV_SEL (GV Select). Selects input video format.
0: YUV format.
1: RGB format.
Note:
Mixing and blending configurations are created using bits [13, 11:9] of this register. See Table 6-1 "Valid Mix-
ing/Blending Configurations" on page 327.
If this bit is set to 1, EN_42X (F4BAR0+Memory Offset 00h[28]) must be programmed to 0.
Table 6-7. F4BAR0+Memory Offset: Video Processor Configuration Registers (Continued)
Bit
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com