| Electronic Components Datasheet Search |
|
TMS320VC5416 Datasheet(PDF) 57 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320VC5416 Datasheet(HTML) 57 Page - Texas Instruments |
|
57 / 98 page ![]() 5.4 Clock Options 5.4.1 Divide-By-Two and Divide-By-Four Clock Options TMS320VC5416 Fixed-Point Digital Signal Processor www.ti.com SPRS095P – MARCH 1999 – REVISED OCTOBER 2008 The frequency of the reference clock provided at the CLKIN pin can be divided by a factor of two or four or multiplied by one of several values to generate the internal machine cycle. The frequency of the reference clock provided at the X2/CLKIN pin can be divided by a factor of two or four to generate the internal machine cycle. The selection of the clock mode is described in Section 3.10. When an external clock source is used, the frequency injected must conform to specifications listed in Table 5-3. An external frequency source can be used by applying an input clock to X2/CLKIN with X1 left unconnected. Table 5-2 shows the configuration options for the CLKMD pins that generate the external divide-by-2 or divide-by-4 clock option. Table 5-3 and Table 5-4 assume testing over recommended operating conditions and H = 0.5tc(CO) (see Figure 5-3). Table 5-2. Clock Mode Pin Settings for the Divide-By-2 and By Divide-By-4 Clock Options CLKMD1 CLKMD2 CLKMD3 Clock Mode 0 0 0 1/2, PLL disabled 1 0 1 1/4, PLL disabled 1 1 1 1/2, PLL disabled Table 5-3. Divide-By-2 and Divide-By-4 Clock Options Timing Requirements 5416-120 5416-160 Unit MIN MAX tc(CI) Cycle time, X2/CLKIN 20 ns tf(CI) Fall time, X2/CLKIN 4 ns tr(CI) Rise time, X2/CLKIN 4 ns tw(CIL) Pulse duration, X2/CLKIN low 4 ns tw(CIH) Pulse duration, X2/CLKIN high 4 ns Table 5-4. Divide-By-2 and Divide-By-4 Clock Options Switching Characteristics 5416-120 5416-160 PARAMETER Unit MIN TYP MAX MIN TYP MAX tc(CO) Cycle time, CLKOUT 8.33(1) (2) 6.25(1) (2) ns td(CIH-CO) Delay time, X2/CLKIN high to CLKOUT high/low 4 7 11 4 7 11 ns tf(CO) Fall time, CLKOUT 1 1 ns tr(CO) Rise time, CLKOUT 1 1 ns tw(COL) Pulse duration, CLKOUT low H – 2 H H + 1 H – 2 H H + 1 ns tw(COH) Pulse duration, CLKOUT high H – 2 H H + 1 H – 2 H H + 1 ns (1) It is recommended that the PLL clocking operation be used for maximum frequency operation. (2) This device utilizes a fully static design and therefore can operate with tc(Cl) approaching ∞. The device is characterized at frequencies approaching 0 Hz. Submit Documentation Feedback Electrical Specifications 57 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |