| Electronic Components Datasheet Search |
|
AD9261 Datasheet(PDF) 21 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9261 Datasheet(HTML) 21 Page - Analog Devices |
|
21 / 29 page ![]() AD9261 Rev. 0 | Page 20 of 28 Sample Rate Converter The sample rate converter (SRC) allows the flexibility of a user- defined output sample rate, enabling a more efficient and direct interface to the digital receiver blocks. The sample rate converter performs an interpolation and resampling procedure to provide an output data rate of 20 MSPS to 168 MSPS. Table 16 and Table 17 detail the coeffi- cients for the INT1 and INT2 filters. The sinc filters are a standard implementation. Table 16. INT1 Filter Coefficients Coefficient Number Coefficient Coefficient Number Coefficient C0, C26 15 C7, C19 0 C1, C25 0 C8, C18 2450 C2, C24 −97 C9, C17 0 C3, C23 0 C10, C16 −5761 C4, C22 361 C11, C15 0 C5, C21 0 C12, C14 20433 C6, C20 −1017 C13 32768 Table 17. INT2 Filter Coefficients Coefficient Number Coefficient Coefficient Number Coefficient C0, C14 −27 C4, C10 −1032 C1, C13 0 C5, C9 0 C2, C12 227 C6, C8 4928 C3, C11 0 C7 8192 The relationship between the output sample rate and the Σ-Δ modulator clock rate is expressed as follows: fOUT = fMOD ÷ KOUT Table 18 shows the available KOUT conversion factors. If the main clocking source of the AD9261 is provided by the PLL, it is important that once the PLL has been programmed and locked, to initiate an SRC reset before programming the desired KOUT factor. This is done by first writing 0x101[5:0] = 0 and then rewriting to the same register with the appropriate KOUT value. In addition, if the AD9261 loses its clock source and then later regains it, an SRC reset should be initiated. Table 18. SRC Conversion Factors 0x101[5:0] KOUT 0x101[5:0] KOUT 0x101[5:0] KOUT 0 SRC reset 22 11 44 22 1 4 23 11.5 45 22.5 2 4 24 12 46 23 3 4 25 12.5 47 23.5 4 4 26 13 48 24 5 4 27 13.5 49 24.5 6 4 28 14 50 25 7 4 29 14.5 51 25.5 8 4 30 15 52 26 9 4.5 31 15.5 53 26.5 10 5 32 16 54 27 11 5.5 33 16.5 55 27.5 12 6 34 17 56 28 13 6.5 35 17.5 57 28.5 14 7 36 18 58 29 15 7.5 37 18.5 59 29.5 16 8 38 19 60 30 17 8.5 39 19.5 61 30.5 18 9 40 20 62 31 19 9.5 41 20.5 63 31.5 20 10 42 21 21 10.5 43 21.5 Cascaded Filter Responses The cascaded filter responses for the three signal bandwidth settings are for a 160 MSPS output data rate, as shown in Figure 47, Figure 48, and Figure 49. 0 102030 40506070 80 –160 –140 –120 –100 –80 –60 –40 –20 0 FREQUENCY (MHz) 02 4 6 8 10 –0.08 –0.04 0 0.04 0.08 FREQUENCY (MHz) Figure 47. 10 MHz Signal Bandwidth, 160 MSPS |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |