WM0011 datasheet(28/233 Pages) CIRRUS

28 / 233 page

WM0011

Production Data

PD, Rev 4.1, August 2013

JTAG MODULE

The WM0011 features an IEEE 1149.1 JTAG Test Access Port (TAP) controller module for chip

boundary scanning. The JTAG module also provides access to the On-Chip Debug (OCD) functions

for the DSP core. A de-bug server connects to the TAP through a host TAP interface, which is

typically an external device such as the USB2Demon™ from Macraigor Systems. All supported JTAG

probes are shown on the Tensilica website at http://www.tensilica.com/partners/jtag-probes/. Using

the JTAG TAP controller, users can access and control the software-visible state of the processor,

including:



Generate an interrupt to put the processor in the debug mode



Gain control of the processor upon any debug exception



Read and write any software-visible register and/or memory location



Resume normal mode of operation

The JTAG interface can be disabled on custom-programmed devices, to ensure device security.

When the JTAG module is disabled, the WM0011 will only execute software code that has been

securely authenticated.

The TAP interface consists of five signals listed below.

PIN NAME

DIRECTION

DESCRIPTION

TCK

Input

TAP clock

TMSDEBUG

Input

Input to TAP controller state machine

TMSDFT

Input

JTAG mode select input

TRST

¯¯¯¯¯

Input

Reset input (Active low) for initialisation of the TAP controller

TDI

Input

Selected serial instruction/data shift register input

TDO

Output

Selected serial instruction/data shift register tri-state output

Table 9 IEEE 1149.1 TAP Signals

For

detailed

information,

refer

the

‘Tensilica

On-Chip

Debugging

Guide’

(onchip_debug_guide.pdf).

ON-CHIP DEBUG MODULE

The Tensilica HiFi EP core has an On-Chip Debug (OCD) function that is accessed by the JTAG

module.

The OCD module may be reset by the JTAG debugger probe by asserting the TOCDRST

¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯ signal. This

signal may also optionally generate a warm reset of the chip.

For further details on the on-chip debug module, please refer to the Tensilica user guide for the on-

chip debug, ‘onchip_debug_guide.pdf’.

WM0011 Datasheet(PDF) 28 Page - Cirrus Logic

WM0011 Datasheet(HTML) 28 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL