Electronic Components Datasheet Search
  English  ▼

X  

WM8310 Datasheet(PDF) 51 Page - Cirrus Logic

Part # WM8310
Description  Processor Power Management Subsystem
PDF  291 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8310 Datasheet(HTML) 51 Page - Cirrus Logic

Back Button WM8310 Datasheet HTML 47Page - Cirrus Logic WM8310 Datasheet HTML 48Page - Cirrus Logic WM8310 Datasheet HTML 49Page - Cirrus Logic WM8310 Datasheet HTML 50Page - Cirrus Logic WM8310 Datasheet HTML 51Page - Cirrus Logic WM8310 Datasheet HTML 52Page - Cirrus Logic WM8310 Datasheet HTML 53Page - Cirrus Logic WM8310 Datasheet HTML 54Page - Cirrus Logic WM8310 Datasheet HTML 55Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 291 page
background image
Pre-Production
WM8310
w
PP, May 2012, Rev 3.1
51
In FLL Fractional Mode, the fractional portion of the N.K multiplier is held in the FLL_K register field.
This field is coded as a fixed point quantity, where the MSB has a weighting of 0.5. Note that, if
desired, the value of this field may be calculated by multiplying K by 2^16 and treating FLL_K as an
integer value, as illustrated in the following example:
If N.K = 8.192, then K = 0.192.
Multiplying K by 2^16 gives 0.192 x 65536 = 12582.912 (decimal) = 3126 (hex).
For best FLL performance, the FLL fractional mode is recommended. Therefore, if the calculations
yield an integer value of N.K, then it is recommended to adjust FLL_OUTDIV in order that N.K is a
non-integer value. Care must always be taken to ensure that the FLL operating frequency, FVCO, is
within its recommended limits of 90-100 MHz.
The register fields that control the FLL are described in Table 20.
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R16530 (4092h)
FLL Control 1
2
FLL_FRAC
0
Fractional enable
0 = Integer Mode
1 = Fractional Mode
Integer mode offers reduced power
consumption. Fractional mode
offers best FLL performance,
provided also that N.K is a non-
integer value.
0
FLL_ENA
0
FLL Enable
0 = Disabled
1 = Enabled
Note - this bit is reset to 0 when
the OFF power state is entered.
R16531 (4093h)
FLL Control 2
13:8
FLL_OUTDIV
[5:0]
000000
FOUT clock divider
000000 = Reserved
000001 = Reserved
000010 = Reserved
000011 = 4
000100 = 5
000101 = 6
…
111110 = 63
111111 = 64
(FOUT = FVCO / FLL_OUTDIV)
6:4
FLL_CTRL_R
ATE [2:0]
000
Frequency of the FLL control block
000 = FVCO / 1 (Recommended
value)
001 = FVCO / 2
010 = FVCO / 3
011 = FVCO / 4
100 = FVCO / 5
101 = FVCO / 6
110 = FVCO / 7
111 = FVCO / 8
Recommended that this register is
not changed from default.
2:0
FLL_FRATIO
[2:0]
000
FVCO clock divider
000 = 1
001 = 2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com