Electronic Components Datasheet Search
  English  ▼

X  

AD9249 Datasheet(PDF) 34 Page - Analog Devices

Part # AD9249
Description  16 Channel, 14-Bit, 65 MSPS, Serial LVDS, 1.8 V ADC
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9249 Datasheet(HTML) 34 Page - Analog Devices

Back Button AD9249 Datasheet HTML 29Page - Analog Devices AD9249 Datasheet HTML 30Page - Analog Devices AD9249 Datasheet HTML 31Page - Analog Devices AD9249 Datasheet HTML 32Page - Analog Devices AD9249 Datasheet HTML 33Page - Analog Devices AD9249 Datasheet HTML 34Page - Analog Devices AD9249 Datasheet HTML 35Page - Analog Devices AD9249 Datasheet HTML 36Page - Analog Devices AD9249 Datasheet HTML 37Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 34 / 37 page
background image
Data Sheet
AD9249
Rev. 0 | Page 33 of 36
Output Phase (Register 0x16)
Bit 7—Open
Bits[6:4]—Input Clock Phase Adjust
When the clock divider (Register 0x0B) is used, the applied
clock is at a higher frequency than the internal sampling clock.
Bits[6:4] determine at which phase of the external clock the
sampling occurs. This is applicable only when the clock divider
is used. It is prohibited to select a value for Bits[6:4] that is
greater than the value of Bits[2:0], Register 0x0B. See Table 19
for more information.
Table 19. Input Clock Phase Adjust Options
Input Clock Phase
Adjust, Bits[6:4]
Number of Input Clock Cycles
of Phase Delay
000 (Default)
0
001
1
010
2
011
3
100
4
101
5
110
6
111
7
Bits[3:0]—Output Clock Phase Adjust
See Table 20 for more information.
Table 20. Output Clock Phase Adjust Options
Output Clock, Phase
Adjust, Bits[3:0]
DCO Phase Adjustment
(Degrees Relative to D±x Edge)
0000
0
0001
60
0010
120
0011 (Default)
180
0100
240
0101
300
0110
360
0111
420
1000
480
1001
540
1010
600
1011
660
Resolution/Sample Rate Override (Register 0x100)
This register is designed to allow the user to downgrade the device
(that is, establish lower power) for applications that do not require
full sample rate. Settings in this register are not initialized until Bit 0
of the transfer register (Register 0xFF) is set to 1.
This function does not affect the sample rate; it affects the
maximum sample rate capability of the ADC, as well as the
resolution.
User I/O Control 2 (Register 0x101)
Bits[7:1]—Open
Bit 0—SDIO Pull-Down
Set Bit 0 = 1 to disable the internal 30 kΩ pull-down on the
SDIO/DFS pin. This feature limits loading when many devices
are connected to the SPI bus.
User I/O Control 3 (Register 0x102)
Bits[7:4]—Open
Bit 3—VCM Power-Down
Set Bit 3 = 1 to power down the internal VCM generator. This
feature is used when applying an external reference.
Bits[2:0]—Open



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com