Electronic Components Datasheet Search
  English  ▼

X  

AM3351 Datasheet(PDF) 176 Page - Texas Instruments

Click here to check the latest version.
Part # AM3351
Description  Sitara Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

AM3351 Datasheet(HTML) 176 Page - Texas Instruments

Back Button AM3351 Datasheet HTML 172Page - Texas Instruments AM3351 Datasheet HTML 173Page - Texas Instruments AM3351 Datasheet HTML 174Page - Texas Instruments AM3351 Datasheet HTML 175Page - Texas Instruments AM3351 Datasheet HTML 176Page - Texas Instruments AM3351 Datasheet HTML 177Page - Texas Instruments AM3351 Datasheet HTML 178Page - Texas Instruments AM3351 Datasheet HTML 179Page - Texas Instruments AM3351 Datasheet HTML 180Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 176 / 252 page
background image
DDR3
Interface
Y
X1
X2
176
AM3359, AM3358, AM3357, AM3356, AM3354, AM3352, AM3351
SPRS717J – OCTOBER 2011 – REVISED APRIL 2016
www.ti.com
Submit Documentation Feedback
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352 AM3351
Peripheral Information and Timings
Copyright © 2011–2016, Texas Instruments Incorporated
7.7.2.3.3.4 Placement
Figure 7-50 shows the required placement for the AM335x device as well as the DDR3 devices. The
dimensions for this figure are defined in Table 7-61. The placement does not restrict the side of the PCB
on which the devices are mounted. The ultimate purpose of the placement is to limit the maximum trace
lengths and allow for proper routing space.
Figure 7-50. Placement Specifications
Table 7-61. Placement Specifications(1)
NO.
PARAMETER
MIN
MAX
UNIT
1
X1(2)(3)(4)
1000
mils
2
X2(2)(3)
600
mils
3
Y Offset(2)(3)(4)
1500
mils
4
Clearance from non-DDR3 signal to DDR3 keepout region(5)(6)
4
w
(1) DDR3 keepout region to encompass entire DDR3 routing area.
(2) For dimension definitions, see Figure 7-50.
(3) Measurements from center of the AM335x device to center of the DDR3 device.
(4) Minimizing X1 and Y improves timing margins.
(5) w is defined as the signal trace width.
(6) Non-DDR3 signals allowed within DDR3 keepout region provided they are separated from DDR3 routing layers by a ground plane.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com