Electronic Components Datasheet Search
  English  ▼

X  

AD9543 Datasheet(PDF) 12 Page - Analog Devices

Part # AD9543
Description  Quad Input, 10-Output, Dual DPLL/IEEE 1588 Synchronizer and Jitter Cleaner
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9543 Datasheet(HTML) 12 Page - Analog Devices

Back Button AD9543 Datasheet HTML 8Page - Analog Devices AD9543 Datasheet HTML 9Page - Analog Devices AD9543 Datasheet HTML 10Page - Analog Devices AD9543 Datasheet HTML 11Page - Analog Devices AD9543 Datasheet HTML 12Page - Analog Devices AD9543 Datasheet HTML 13Page - Analog Devices AD9543 Datasheet HTML 14Page - Analog Devices AD9543 Datasheet HTML 15Page - Analog Devices AD9543 Datasheet HTML 16Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 66 page
background image
AD9543
Data Sheet
Rev. 0 | Page 12 of 66
HOLDOVER SPECIFICATIONS
Table 12.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
HOLDOVER SPECIFICATIONS
Initial Frequency Accuracy
±0.01
±0.1
ppb
AD9543 is configured using Configuration 1 from
Table 22; excludes frequency drift of system clock
(SYSCLK) source; excludes frequency drift of input
reference prior to entering holdover; 160 ms
history timer; history holdoff setting of 8; three
holdover history features (bits) are enabled: delay
history until frequency lock bit, delay history until
phase lock bit, and delay holdover history
accumulation until not phase slew limited bit
Relative Frequency Accuracy Between Channels
Cascaded Operation
0
ppb
History Averaging Window
0.001
268435
sec
ANALOG PLL (APLL0, APLL1) SPECIFICATIONS
Table 13.
Parameter
Min
Typ
Max
Unit
VCO FREQUENCY RANGE
Analog PLL0 (APLL0)
2424
3232
MHz
Analog PLL1 (APLL1)
3232
4040
MHz
PHASE FREQUENCY DETECTOR (PFD) INPUT FREQUENCY RANGE
162
350
MHz
LOOP BANDWIDTH
260
kHz
PHASE MARGIN
68
Degrees
OUTPUT CHANNEL DIVIDER SPECIFICATIONS
Table 14.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
OUTPUT PHASE ADJUST STEP SIZE
1
tVCO
tVCO = 1/(APLLx VCO frequency), where x = 0, 1
MODULATOR
Carrier Frequency
fVCO ÷ 16
Hz
The maximum value is the APLL VCO frequency divided
by 16
Time Deviation (from Nominal
Duty Cycle of Carrier Clock)
0
216 − 1
tVCO
tVCO = 1/(APLLx VCO frequency), where x = 0, 1; the maximum
value is limited to the QXY divide ratio − 1; QXY refers to the
distribution dividers on each output, where x is either 0
(for PLL0) or 1 (for PLL1), and y is A, B, or C
Embedded Frequency
fOUT ÷ (228 − 1)
fOUT ÷ 6
Hz
fOUT is the output frequency



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com