AD9548 datasheet(75/111 Pages) AD

75 / 111 page

Data Sheet

AD9548

DPLL CONFIGURATION (REGISTER 0x0300 TO REGISTER 0x031B)

Table 57. Free Running Frequency Tuning Word1

Address

Bits

Bit Name

Description

0x0300

[7:0]

Frequency (expressed as a 48-bit frequency tuning word)

Free running frequency tuning word, Bits[7:0]

0x0301

[7:0]

Free running frequency tuning word, Bits[15:8]

0x0302

[7:0]

Free running frequency tuning word, Bits[23:9]

0x0303

[7:0]

Free running frequency tuning word, Bits[31:24]

0x0304

[7:0]

Free running frequency tuning word, Bits[39:32]

0x0305

[7:0]

Free running frequency tuning word, Bits[47:40]

The default free running tuning word is 0x000000 = 0, which equates to 0 Hz.

Table 58. Update TW

Address

Bits

Bit Name

Description

0x0306

[7:1]

Unused

[0]

Update

A Logic 1 written to this bit transfers the free running frequency tuning word (Register 0300 to Register

0305) to the register imbedded in the tuning word processing logic. Note that it is not necessary to write

the update TW bit when the device is in free-run mode. This is an autoclearing bit.

Table 59. Pull-In Range Lower Limit1

Address

Bits

Bit Name

Description

0x0307

[7:0]

Pull-in range lower limit (expressed as a 24-bit frequency tuning word)

Lower limit pull-in range, Bits[7:0]

0x0308

[7:0]

Lower limit pull-in range, Bits[15:8]

0x0309

[7:0]

Lower limit pull-in range, Bits[23:9]

0x030A

[7:0]

Pull-in range upper limit (expressed as a 24-bit frequency tuning word)

Upper limit pull-in range, Bits[7:0]

0x030B

[7:0]

Upper limit pull-in range, Bits[15:8]

0x030C

[7:0]

Upper limit pull-in range, Bits[23:9]

The default pull-in range lower limit is 0, and the upper range limit is 0xFFFFFF, which effectively spans the full output frequency range of the DDS.

Table 60. DDS Phase Offset1

Address

Bits

Bit Name

Description

0x030D

[7:0]

Open-loop phase offset (expressed in π/215 radians)

DDS phase offset, Bits[7:0]

0x030E

[7:0]

DDS phase offset, Bits[15:8]

The default DDS phase offset is 0.

Table 61. Fixed Closed-Loop Phase Lock Offset1

Address

Bits

Bit Name

Description

0x030F

[7:0]

Fixed phase lock offset (expressed in picoseconds)

Fixed phase lock offset, Bits[7:0]

0x0310

[7:0]

Fixed phase lock offset, Bits[15:8]

0x0311

[7:0]

Fixed phase lock offset, Bits[23:16]

0x0312

[7:0]

Fixed phase lock offset, Bits[31:24]

0x0313

[7:0]

Fixed phase lock offset, Bits[39:32]

The default fixed closed loop phase lock offset is 0.

Rev. G | Page 75 of 111

AD9548 Datasheet(PDF) 75 Page - Analog Devices

AD9548 Datasheet(HTML) 75 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL