| Electronic Components Datasheet Search |
|
LPC47M192 Datasheet(PDF) 170 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
LPC47M192 Datasheet(HTML) 170 Page - SMSC Corporation |
|
170 / 228 page ![]() SMSC DS – LPC47M192 Page 170 Rev. 03/30/05 DATASHEET 9.3 Chip Level (Global) Control/Configuration Registers [0x00-0x2F] The chip-level (global) registers lie in the address range [0x00-0x2F]. The design MUST use all 8 bits of the ADDRESS Port for register selection. All unimplemented registers and bits ignore writes and return zero when read. The INDEX PORT is used to select a configuration register in the chip. The DATA PORT is then used to access the selected register. These registers are accessible only in the Configuration Mode. Table 65 - Chip Level Registers REGISTER ADDRESS DESCRIPTION Chip (Global) Control Registers 0x00 - 0x01 Reserved - Writes are ignored, reads return 0. Config Control Default = 0x00 on VCC POR, VTR POR and PCI RESET 0x02 W The hardware automatically clears this bit after the write, there is no need for software to clear the bits. Bit 0 = 1: Soft Reset. Refer to the “Configuration Registers” table for the soft reset value for each register. 0x03 - 0x06 Reserved - Writes are ignored, reads return 0. Logical Device # Default = 0x00 on VCC POR, VTR POR, SOFT RESET and PCI RESET 0x07 R/W A write to this register selects the current logical device. This allows access to the control and configuration registers for each logical device. Note: The Activate command operates only on the selected logical device. Card Level Reserved 0x08 - 0x1F Reserved - Writes are ignored, reads return 0. Chip Level, SMSC Defined Device ID - Hard wired Default = 0x60 on VCC POR, VTR POR, SOFT RESET and PCI RESET 0x20 R A read only register which provides device identification. Bits[7:0] = 0x60 when read. Device Rev Hard wired = Current Revision 0x21 R A read only register which provides device revision information. Bits[7:0] = current revision when read. PowerControl Default = 0x00 on VCC POR, VTR POR, SOFT RESET and PCI RESET 0x22 R/W Bit[0] FDC Power Bit[1] Reserved Bit[2] Game Port Power Bit[3] Parallel Port Power Bit[4] Serial Port 1 Power Bit[5] Serial Port 2 Power Bit[6] MPU-401 Power Bit[7] Reserved 0: Power Off or Disabled 1: Power On or Enabled |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |