| Electronic Components Datasheet Search |
|
SI5321 Datasheet(PDF) 12 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
SI5321 Datasheet(HTML) 12 Page - List of Unclassifed Manufacturers |
|
12 / 34 page ![]() Si5321 12 Rev. 2.3 Wander/Jitter Transfer Peaking JP < 3200 Hz — 0.05 0.1 dB Wander/Jitter at 3200 Hz Bandwidth (BWSEL[1:0] = 00 and BWBOOST= 0) Jitter Tolerance (see Figure 7) JTOL(PP) f= 32 Hz 1000 — —ns f= 320Hz 100 — —ns f = 3200 Hz 10 — —ns CLKOUT RMS Jitter Generation FEC[2:0] = 000 JGEN(RMS) 12 kHz to 20 MHz — 0.9 1.1 ps 50 kHz to 80 MHz — 0.3 0.4 ps CLKOUT RMS Jitter Generation FEC[2:0] = 001, 010, 100,101, 110, 111 JGEN(RMS) 12 kHz to 20 MHz — 0.85 1.1 ps 50 kHz to 80 MHz — 0.3 0.45 ps CLKOUT Peak-Peak Jitter Generation FEC[2:0] = 000 JGEN(PP) 12 kHz to 20 MHz — 7.1 10.0 ps 50 kHz to 80 MHz — 3.2 5.0 ps CLKOUT Peak-Peak Jitter Generation FEC[2:0] = 001, 010, 100,101, 110, 111 JGEN(PP) 12 kHz to 20 MHz — 6.6 11.0 ps 50 kHz to 80 MHz — 3.2 5.5 ps Jitter Transfer Bandwidth (see Figure 6) FBW BW = 3200 Hz — 3200 —Hz Wander/Jitter Transfer Peaking JP < 3200 Hz — 0.05 0.1 dB Wander/Jitter at 6400 Hz Bandwidth (BWSEL[1:0] = 00 and BWBOOST = 1) Jitter Tolerance (see Figure 7) f = 64 Hz 500 — — ns f= 640Hz 50 — — ns f = 6400 Hz 5 — — ns CLKOUT RMS Jitter Generation FEC[2:0] = 000 JGEN(RMS) 12 kHz to 20 MHz — 0.75 0.95 ps 50 kHz to 80 MHz — 0.27 0.35 ps CLKOUT Peak-Peak Jitter Generation FEC[2:0] = 000 JGEN(PP) 12 kHz to 20 MHz — 6.1 10.0 ps 50 kHz to 80 MHz — 3.1 5.0 ps Jitter Transfer Bandwidth (see Figure 6) FBW BW = 6400 Hz — 6400 — Hz Wander/Jitter Transfer Peaking JP < 6400 Hz — 0.05 0.1 dB Table 4. AC Characteristics (PLL Performance Characteristics) (Continued) (VDD33 =3.3 V ±5%, TA =–20 to 85 °C) Parameter Symbol Test Condition Min Typ Max Unit Notes: 1. Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient. 2. For reliable device operation, temperature gradients should be limited to 10 °C/min. 3. Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of nanoseconds per millisecond. The equivalent ps/ µs unit is used here since the maximum phase transient magnitude for the Si5321 (tPT_MTIE) never reaches one nanosecond. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |