Electronic Components Datasheet Search
  English  ▼

X  

SCD1284 Datasheet(PDF) 122 Page - Intel Corporation

Part # SCD1284
Description  IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

SCD1284 Datasheet(HTML) 122 Page - Intel Corporation

Back Button SCD1284 Datasheet HTML 118Page - Intel Corporation SCD1284 Datasheet HTML 119Page - Intel Corporation SCD1284 Datasheet HTML 120Page - Intel Corporation SCD1284 Datasheet HTML 121Page - Intel Corporation SCD1284 Datasheet HTML 122Page - Intel Corporation SCD1284 Datasheet HTML 123Page - Intel Corporation SCD1284 Datasheet HTML 124Page - Intel Corporation SCD1284 Datasheet HTML 125Page - Intel Corporation SCD1284 Datasheet HTML 126Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 122 / 176 page
background image
CD1284 — IEEE 1284-Compatible Parallel Interface Controller
122
Datasheet
7.3.2
Channel Control Status Register
The CCSR provides current receiver/transmitter status of the selected channel.
Bit
Description
7:5
Must be ‘0’.
4
Must be ‘1’.
3:0
Select channel enable/disable activity:
Register Name: CCSR
Register Description: Channel Control Status
Access: Read only
8-Bit Hex Address: 0B
Default Value: 00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
RxEN
RxFloff
RxFlon
0
TxEN
TxFloff
TxFlon
0
XMT EN
XMT DIS
RCV EN
RCV DIS
Encoding
0
0
0
1
Disable receiver.
0
0
1
0
Enable receiver.
0
1
0
0
Disable transmitter.
1
0
0
0
Enable transmitter.
0
1
0
0
Disable transmitter and receiver.
0
1
1
0
Disable transmitter; enable receiver.
1
0
0
1
Enable transmitter; disable receiver.
1
0
1
0
Enable transmitter and receiver.
Bit
Description
7
Receiver Enabled: This bit is set when the receiver is enabled and cleared when it is disabled.
6
Receiver Flow Off: This bit indicates that the receiver has requested the remote to stop transmitting through
the use of a send XOFF character by a send special character 2 command in the CCR. The bit is cleared
when a send special character 1 (XON) command is issued; the channel is either enabled or disabled, or the
channel is reset.
5
Receiver Flow On: When a send special character 1 (XON) command is issued by the CCR, this bit is set.
This bit is cleared when one of three events has occurred, 1) the first non-flow control character is received,
2) the receiver is either enabled or disabled, 3) or the channel is reset.
4
Reserved: This bit returns ‘0’ when read.
3
Transmitter Enabled: This bit is set when the transmitter is enabled and cleared when it is disabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com